121 lines
5.0 KiB
C
121 lines
5.0 KiB
C
/**
|
|
******************************************************************************
|
|
* @file stm32f4x7_eth_conf.h
|
|
* @author MCD Application Team
|
|
* @version V1.1.0
|
|
* @date 31-July-2013
|
|
* @brief Configuration file for the STM32F4x7 Ethernet driver.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© COPYRIGHT 2013 STMicroelectronics</center></h2>
|
|
*
|
|
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
|
* You may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at:
|
|
*
|
|
* http://www.st.com/software_license_agreement_liberty_v2
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
#ifndef __STM32F4x7_ETH_CONF_H
|
|
#define __STM32F4x7_ETH_CONF_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32f4xx.h"
|
|
|
|
/* Exported types ------------------------------------------------------------*/
|
|
/* Exported constants --------------------------------------------------------*/
|
|
|
|
/* Uncomment the line below when using time stamping and/or IPv4 checksum offload */
|
|
#define USE_ENHANCED_DMA_DESCRIPTORS
|
|
|
|
/* Uncomment the line below if you want to use user defined Delay function
|
|
(for precise timing), otherwise default _eth_delay_ function defined within
|
|
the Ethernet driver is used (less precise timing) */
|
|
#define USE_Delay
|
|
|
|
#ifdef USE_Delay
|
|
#include "rtthread.h" /* Header file where the Delay function prototype is exported */
|
|
#define _eth_delay_ rt_thread_mdelay /* User can provide more timing precise _eth_delay_ function
|
|
in this example Systick is configured with an interrupt every 10 ms*/
|
|
#else
|
|
#define _eth_delay_ ETH_Delay /* Default _eth_delay_ function with less precise timing */
|
|
#endif
|
|
|
|
|
|
/*This define allow to customize configuration of the Ethernet driver buffers */
|
|
#define CUSTOM_DRIVER_BUFFERS_CONFIG
|
|
|
|
#ifdef CUSTOM_DRIVER_BUFFERS_CONFIG
|
|
/* Redefinition of the Ethernet driver buffers size and count */
|
|
#define ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for receive */
|
|
#define ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for transmit */
|
|
#define ETH_RXBUFNB 4 /* 4 Rx buffers of size ETH_RX_BUF_SIZE */
|
|
#define ETH_TXBUFNB 4 /* 4 Tx buffers of size ETH_TX_BUF_SIZE */
|
|
#endif
|
|
|
|
|
|
/* PHY configuration section **************************************************/
|
|
#ifdef USE_Delay
|
|
/* PHY Reset delay */
|
|
#define PHY_RESET_DELAY ((uint32_t)0x000000FF)
|
|
/* PHY Configuration delay */
|
|
#define PHY_CONFIG_DELAY ((uint32_t)0x00000FFF)
|
|
/* Delay when writing to Ethernet registers*/
|
|
#define ETH_REG_WRITE_DELAY ((uint32_t)0x00000001)
|
|
#else
|
|
/* PHY Reset delay */
|
|
#define PHY_RESET_DELAY ((uint32_t)0x000FFFFF)
|
|
/* PHY Configuration delay */
|
|
#define PHY_CONFIG_DELAY ((uint32_t)0x00FFFFFF)
|
|
/* Delay when writing to Ethernet registers*/
|
|
#define ETH_REG_WRITE_DELAY ((uint32_t)0x0000FFFF)
|
|
#endif
|
|
|
|
/******************* PHY Extended Registers section : ************************/
|
|
|
|
/* These values are relatives to DP83848 PHY and change from PHY to another,
|
|
so the user have to update this value depending on the used external PHY */
|
|
|
|
/* The DP83848 PHY status register */
|
|
#define PHY_SR ((uint16_t)0x10) /* PHY status register Offset */
|
|
#define PHY_SPEED_STATUS ((uint16_t)0x0002) /* PHY Speed mask */
|
|
#define PHY_DUPLEX_STATUS ((uint16_t)0x0004) /* PHY Duplex mask */
|
|
|
|
/* The DP83848 PHY: MII Interrupt Control Register */
|
|
#define PHY_MICR ((uint16_t)0x11) /* MII Interrupt Control Register */
|
|
#define PHY_MICR_INT_EN ((uint16_t)0x0002) /* PHY Enable interrupts */
|
|
#define PHY_MICR_INT_OE ((uint16_t)0x0001) /* PHY Enable output interrupt events */
|
|
|
|
/* The DP83848 PHY: MII Interrupt Status and Misc. Control Register */
|
|
#define PHY_MISR ((uint16_t)0x12) /* MII Interrupt Status and Misc. Control Register */
|
|
#define PHY_MISR_LINK_INT_EN ((uint16_t)0x0020) /* Enable Interrupt on change of link status */
|
|
#define PHY_LINK_STATUS ((uint16_t)0x2000) /* PHY link status interrupt mask */
|
|
|
|
/* Note : Common PHY registers are defined in stm32f4x7_eth.h file */
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
/* Exported functions ------------------------------------------------------- */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __STM32F4x7_ETH_CONF_H */
|
|
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|