建立工程，成功创建两个虚拟串口

source/OpenAMP/libmetal/lib/system/freertos/zynqmp_r5/CMakeLists.txt

@@ -0,0 +1,5 @@
+collect (PROJECT_LIB_HEADERS sys.h)
+
+collect (PROJECT_LIB_SOURCES sys.c)
+
+# vim: expandtab:ts=2:sw=2:smartindent

source/OpenAMP/libmetal/lib/system/freertos/zynqmp_r5/sys.c

@@ -0,0 +1,87 @@
+/*
+ * Copyright (c) 2016, Xilinx Inc. and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+/*
+ * @file	freertos/zynqmp_r5/sys.c
+ * @brief	machine specific system primitives implementation.
+ */
+
+#include <metal/compiler.h>
+#include <metal/io.h>
+#include <metal/sys.h>
+#include <stdint.h>
+#include "xil_cache.h"
+#include "xil_exception.h"
+#include "xil_mmu.h"
+#include "xil_mpu.h"
+#include "xreg_cortexr5.h"
+#include "xscugic.h"
+
+#define MPU_REGION_SIZE_MIN 0x20
+
+void sys_irq_restore_enable(unsigned int flags)
+{
+	Xil_ExceptionEnableMask(~flags);
+}
+
+unsigned int sys_irq_save_disable(void)
+{
+	unsigned int state = mfcpsr() & XIL_EXCEPTION_ALL;
+
+	if (XIL_EXCEPTION_ALL != state) {
+		Xil_ExceptionDisableMask(XIL_EXCEPTION_ALL);
+	}
+	return state;
+}
+
+void metal_machine_cache_flush(void *addr, unsigned int len)
+{
+	if (!addr && !len)
+		Xil_DCacheFlush();
+	else
+		Xil_DCacheFlushRange((intptr_t)addr, len);
+}
+
+void metal_machine_cache_invalidate(void *addr, unsigned int len)
+{
+	if (!addr && !len)
+		Xil_DCacheInvalidate();
+	else
+		Xil_DCacheInvalidateRange((intptr_t)addr, len);
+}
+
+/**
+ * @brief poll function until some event happens
+ */
+void metal_weak metal_generic_default_poll(void)
+{
+	asm volatile("wfi");
+}
+
+void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
+			       size_t size, unsigned int flags)
+{
+	size_t rsize = MPU_REGION_SIZE_MIN;
+	metal_phys_addr_t base_pa;
+
+	if (!flags)
+		return va;
+	while(1) {
+		if (rsize < size) {
+			rsize <<= 1;
+			continue;
+		} else {
+			base_pa = pa & ~(rsize - 1);
+			if ((base_pa + rsize) < (pa + size)) {
+				rsize <<= 1;
+				continue;
+			}
+			break;
+		}
+	}
+	Xil_SetMPURegion(base_pa, rsize, flags);
+	return va;
+}

source/OpenAMP/libmetal/lib/system/freertos/zynqmp_r5/sys.h

@@ -0,0 +1,43 @@
+/*
+ * Copyright (c) 2016, Xilinx Inc. and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+/*
+ * @file	freertos/zynqmp_r5/sys.h
+ * @brief	freertos zynqmp_r5 system primitives for libmetal.
+ */
+
+#ifndef __METAL_FREERTOS_SYS__H__
+#error "Include metal/sys.h instead of metal/freertos/@PROJECT_MACHINE@/sys.h"
+#endif
+
+#include "xscugic.h"
+
+#ifndef __METAL_FREERTOS_ZYNQMP_R5_SYS__H__
+#define __METAL_FREERTOS_ZYNQMP_R5_SYS__H__
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#ifdef METAL_INTERNAL
+
+static inline void sys_irq_enable(unsigned int vector)
+{
+        XScuGic_EnableIntr(XPAR_SCUGIC_0_DIST_BASEADDR, vector);
+}
+
+static inline void sys_irq_disable(unsigned int vector)
+{
+        XScuGic_DisableIntr(XPAR_SCUGIC_0_DIST_BASEADDR, vector);
+}
+
+#endif /* METAL_INTERNAL */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __METAL_FREERTOS_ZYNQMP_R5_SYS__H__ */