93 lines
2.1 KiB
C
93 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2014, Mentor Graphics Corporation
|
|
* Copyright (c) 2016, Xilinx Inc. and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/*
|
|
* @file generic/zynq7/sys.c
|
|
* @brief machine specific system primitives implementation.
|
|
*/
|
|
|
|
#include <metal/compiler.h>
|
|
#include <metal/io.h>
|
|
#include <metal/sys.h>
|
|
#include <stdint.h>
|
|
#include "xil_cache.h"
|
|
#include "xil_mmu.h"
|
|
#include "xil_exception.h"
|
|
#include "xscugic.h"
|
|
|
|
/* Each TTB descriptor covers a 1MB region */
|
|
#define ARM_AR_MEM_TTB_SECT_SIZE 1024*1024
|
|
|
|
/* Mask off lower bits of addr */
|
|
#define ARM_AR_MEM_TTB_SECT_SIZE_MASK (~(ARM_AR_MEM_TTB_SECT_SIZE-1UL))
|
|
|
|
void sys_irq_restore_enable(unsigned int flags)
|
|
{
|
|
Xil_ExceptionEnableMask(~flags);
|
|
}
|
|
|
|
unsigned int sys_irq_save_disable(void)
|
|
{
|
|
unsigned int state = mfcpsr() & XIL_EXCEPTION_ALL;
|
|
|
|
if (XIL_EXCEPTION_ALL != state) {
|
|
Xil_ExceptionDisableMask(XIL_EXCEPTION_ALL);
|
|
}
|
|
return state;
|
|
}
|
|
|
|
void metal_machine_cache_flush(void *addr, unsigned int len)
|
|
{
|
|
if (!addr && !len)
|
|
Xil_DCacheFlush();
|
|
else
|
|
Xil_DCacheFlushRange((intptr_t)addr, len);
|
|
}
|
|
|
|
void metal_machine_cache_invalidate(void *addr, unsigned int len)
|
|
{
|
|
if (!addr && !len)
|
|
Xil_DCacheInvalidate();
|
|
else
|
|
Xil_DCacheInvalidateRange((intptr_t)addr, len);
|
|
}
|
|
|
|
/**
|
|
* @brief poll function until some event happens
|
|
*/
|
|
void metal_weak metal_generic_default_poll(void)
|
|
{
|
|
asm volatile("wfi");
|
|
}
|
|
|
|
void *metal_machine_io_mem_map(void *va, metal_phys_addr_t pa,
|
|
size_t size, unsigned int flags)
|
|
{
|
|
unsigned int section_offset;
|
|
unsigned int ttb_addr;
|
|
|
|
if (!flags)
|
|
return va;
|
|
/* Ensure the virtual and physical addresses are aligned on a
|
|
section boundary */
|
|
pa &= ARM_AR_MEM_TTB_SECT_SIZE_MASK;
|
|
|
|
/* Loop through entire region of memory (one MMU section at a time).
|
|
Each section requires a TTB entry. */
|
|
for (section_offset = 0; section_offset < size;
|
|
section_offset += ARM_AR_MEM_TTB_SECT_SIZE) {
|
|
|
|
/* Calculate translation table entry for this memory section */
|
|
ttb_addr = (pa + section_offset);
|
|
|
|
/* Write translation table entry value to entry address */
|
|
Xil_SetTlbAttributes(ttb_addr, flags);
|
|
}
|
|
|
|
return va;
|
|
}
|