Files
checker_slave/source/core/cortex_m4.s

51 lines
721 B
ArmAsm
Raw Normal View History

2023-06-10 11:52:00 +08:00
AREA |.text|, CODE, READONLY, ALIGN=2
THUMB
REQUIRE8
PRESERVE8
<><D6B8><EFBFBD><EFBFBD><EFBFBD>û<EFBFBD>ʹ<EFBFBD><CAB9>LDRָ<52>ͨ<EEA3AC><CDA8><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ָ<EFBFBD><D6B8>ʹ<EFBFBD>õļĴ<C4BC><C4B4><EFBFBD>
;<3B><><EFBFBD>Դ<EFBFBD><D4B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ĵ<EFBFBD><C4B4><EFBFBD><EFBFBD>õ<EFBFBD><C3B5><EFBFBD><EFBFBD>Ļ<EFBFBD><C4BB><EFBFBD>ַ
;<3B>ڵ<EFBFBD><DAB5><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>֮ǰ<D6AE><C7B0><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>߻<EFBFBD>ѹջ<D1B9><D5BB><EFBFBD><EFBFBD>ʱLR<4C>Ѿ<EFBFBD><D1BE><EFBFBD><EFBFBD><EFBFBD>֮ǰ<D6AE><C7B0>ֵ
;<3B><><EFBFBD><EFBFBD>ֻ<EFBFBD>ܽ<EFBFBD><DCBD><EFBFBD>PHSHָ<48><EFBFBD>ҵ<EFBFBD>ջ<EFBFBD>д洢<D0B4><E6B4A2>LRֵ
__self_pointer PROC
EXPORT __self_pointer
MOV R0,LR
LDRH R0,[R0,#-2]
BX LR
ENDP
__interrupt_disable PROC
EXPORT __interrupt_disable
MRS r0, PRIMASK
CPSID I
BX LR
ENDP
__interrupt_enable PROC
EXPORT __interrupt_enable
MSR PRIMASK, r0
BX LR
ENDP
__set_msp PROC
EXPORT __set_msp
MSR msp, r0
BX lr
ENDP
ALIGN 4
END