64 lines
2.2 KiB
C
64 lines
2.2 KiB
C
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL0_ADDR 0x000
|
||
|
|
#define CHOL_NUM_OPERATION_OFFSET 16
|
||
|
|
#define CHOL_NUM_OPERATION_MASK 0xFFFF0000
|
||
|
|
#define CHOL_FP_RND_OFFSET 8
|
||
|
|
#define CHOL_FP_RND_MASK 0x00000700
|
||
|
|
#define CHOL_OP_TYPE_OFFSET 4
|
||
|
|
#define CHOL_OP_TYPE_MASK 0x00000030
|
||
|
|
#define CHOL_FORCE_ON_OFFSET 3
|
||
|
|
#define CHOL_FORCE_ON_MASK 0x00000008
|
||
|
|
#define CHOL_MATRIX_SIZE_OFFSET 0
|
||
|
|
#define CHOL_MATRIX_SIZE_MASK 0x00000007
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL1_ADDR 0x004
|
||
|
|
#define CHOL_SRC_START_ADDRESS_OFFSET 0
|
||
|
|
#define CHOL_SRC_START_ADDRESS_MASK 0xFFFFFFFF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL2_ADDR 0x008
|
||
|
|
#define CHOL_SRC_SIZE_OFFSET 0
|
||
|
|
#define CHOL_SRC_SIZE_MASK 0x000000FF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL3_ADDR 0x00C
|
||
|
|
#define CHOL_INV_START_ADDRESS_OFFSET 0
|
||
|
|
#define CHOL_INV_START_ADDRESS_MASK 0xFFFFFFFF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL4_ADDR 0x010
|
||
|
|
#define CHOL_DET_START_ADDRESS_OFFSET 0
|
||
|
|
#define CHOL_DET_START_ADDRESS_MASK 0xFFFFFFFF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_CTRL5_ADDR 0x014
|
||
|
|
#define CHOL_FP_OP_ERR_MASK_OFFSET 0
|
||
|
|
#define CHOL_FP_OP_ERR_MASK_MASK 0x000000FF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_START_ADDR 0x018
|
||
|
|
#define CHOL_CHOL_START_TRIG_OFFSET 0
|
||
|
|
#define CHOL_CHOL_START_TRIG_MASK 0x00000001
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_STATUS_ADDR 0x01C
|
||
|
|
#define CHOL_CHOL_DONE_OFFSET 31
|
||
|
|
#define CHOL_CHOL_DONE_MASK 0x80000000
|
||
|
|
#define CHOL_FP_OP_STATUS_OFFSET 16
|
||
|
|
#define CHOL_FP_OP_STATUS_MASK 0x00FF0000
|
||
|
|
#define CHOL_CHOL_COMPLETE_COUNT_OFFSET 0
|
||
|
|
#define CHOL_CHOL_COMPLETE_COUNT_MASK 0x0000FFFF
|
||
|
|
|
||
|
|
//-----------------------------------
|
||
|
|
#define CFG_CHOL_CHOL_INT_CLR_ADDR 0x020
|
||
|
|
#define CHOL_CHOL_INT_CLR_OFFSET 0
|
||
|
|
#define CHOL_CHOL_INT_CLR_MASK 0x00000001
|
||
|
|
|
||
|
|
//HW module read/write macro
|
||
|
|
#define RGF_CHOL0_READ_REG(addr) SOC_READ_REG(RGF_CHOL0_BASEADDR + addr)
|
||
|
|
#define RGF_CHOL0_WRITE_REG(addr,value) SOC_WRITE_REG(RGF_CHOL0_BASEADDR + addr,value)
|
||
|
|
#define RGF_CHOL1_READ_REG(addr) SOC_READ_REG(RGF_CHOL1_BASEADDR + addr)
|
||
|
|
#define RGF_CHOL1_WRITE_REG(addr,value) SOC_WRITE_REG(RGF_CHOL1_BASEADDR + addr,value)
|