74 lines
2.9 KiB
C
74 lines
2.9 KiB
C
|
/****************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright(c) 2019 by Aerospace C.Power (Chongqing) Microelectronics. ALL RIGHTS RESERVED.
|
||
|
|
*
|
||
|
|
* This Information is proprietary to Aerospace C.Power (Chongqing) Microelectronics and MAY NOT
|
||
|
|
* be copied by any method or incorporated into another program without
|
||
|
|
* the express written consent of Aerospace C.Power. This Information or any portion
|
||
|
|
* thereof remains the property of Aerospace C.Power. The Information contained herein
|
||
|
|
* is believed to be accurate and Aerospace C.Power assumes no responsibility or
|
||
|
|
* liability for its use in any way and conveys no license or title under
|
||
|
|
* any patent or copyright and makes no representation or warranty that this
|
||
|
|
* Information is free from patent or copyright infringement.
|
||
|
|
*
|
||
|
|
* ****************************************************************************/
|
||
|
|
|
||
|
|
#ifndef _P25Q80H_H
|
||
|
|
#define _P25Q80H_H
|
||
|
|
|
||
|
|
#define READ_DATA_CMD 0x03
|
||
|
|
#define FAST_READ_CMD 0x0B
|
||
|
|
#define DUAL_OUTPUT_FAST_RD_CMD 0x3B
|
||
|
|
#define DUAL_IO_FAST_RD_CMD 0xBB
|
||
|
|
#define QUAD_OUTPUT_FAST_RD_CMD 0x6B
|
||
|
|
#define QUAD_IO_FAST_RD_CMD 0xEB
|
||
|
|
|
||
|
|
#define PAGE_ERASE_CMD 0x81
|
||
|
|
#define SECTOR_ERASE_CMD 0x20
|
||
|
|
#define BLOCK_ERASE_32K_CMD 0x52
|
||
|
|
#define BLOCK_ERASE_64K_CMD 0xD8
|
||
|
|
#define CHIP_ERASE_CMD 0x60 /*0xC7*/
|
||
|
|
#define PAGE_PROGRAM_CMD 0x02
|
||
|
|
#define PAGE_PROGRAM_DUAL_IN_CMD 0xA2
|
||
|
|
#define PAGE_PROGRAM_QUAD_CMD 0x32
|
||
|
|
#define PROGRAM_ERASE_SUSPEND_CMD 0x75 /*0xB0*/
|
||
|
|
#define PROGRAM_ERASE_RESUME_CMD 0x7A /*0x30*/
|
||
|
|
|
||
|
|
#define WRITE_EN_CMD 0x06
|
||
|
|
#define WRITE_DIS_CMD 0x04
|
||
|
|
#define VOLATILE_SR_WR_EN_CMD 0x50
|
||
|
|
|
||
|
|
#define ERASE_SECURITY_REG_CMD 0x44
|
||
|
|
#define PROGRAM_SECURITY_REG_CMD 0x42
|
||
|
|
#define READ_SECURITY_REG_CMD 0x48
|
||
|
|
|
||
|
|
#define READ_STS_REG_L_CMD 0x05 /*s7-s0*/
|
||
|
|
#define READ_STS_REG_H_CMD 0x35 /*s15-s8*/
|
||
|
|
#define READ_CFG_REG_CMD 0x15
|
||
|
|
#define ACTIVE_STS_INT 0x25
|
||
|
|
#define WRITE_STS_REG_CMD 0x01
|
||
|
|
#define WRITE_CFG_REG_CMD 0x31
|
||
|
|
|
||
|
|
#define RESET_EN_CMD 0x66
|
||
|
|
#define RESET_CMD 0x99
|
||
|
|
#define READ_MANU_DEV_ID_CMD 0x9F
|
||
|
|
#define READ_MANU_ID_CMD 0x90
|
||
|
|
#define DUAL_READ_MANU_ID_CMD 0x92
|
||
|
|
#define QUAD_READ_MANU_ID_CMD 0x94
|
||
|
|
#define DEEP_PWR_DN_CMD 0xB9
|
||
|
|
#define RELEASE_DEEP_PD_CMD 0xAB
|
||
|
|
#define SET_BURST_LENGH_CMD 0x77
|
||
|
|
#define READ_SFDP_CMD 0x5A
|
||
|
|
#define RELEASE_READ_ENCHANCED 0xFF
|
||
|
|
#define READ_UNIQ_ID_CMD 0x4B
|
||
|
|
|
||
|
|
#define PAGE_PROGRAM_MASK 0xFF
|
||
|
|
#define SECTOR_ERASE_MASK 0xFFF
|
||
|
|
#define BLOCK_ERASE_32K_MASK 0x1FFFF
|
||
|
|
#define BLOCK_ERASE_64K_MASK 0xFFFSF
|
||
|
|
|
||
|
|
#define SECURITU_REG1_ADDR 0x0100
|
||
|
|
#define SECURITU_REG2_ADDR 0x0200
|
||
|
|
#define SECURITU_REG3_ADDR 0x0300
|
||
|
|
|
||
|
|
#endif/*_P25Q80H_H*/
|