47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/****************************************************************************
|
|
|
|
Copyright(c) 2019 by Aerospace C.Power (Chongqing) Microelectronics. ALL RIGHTS RESERVED.
|
|
|
|
This Information is proprietary to Aerospace C.Power (Chongqing) Microelectronics and MAY NOT
|
|
be copied by any method or incorporated into another program without
|
|
the express written consent of Aerospace C.Power. This Information or any portion
|
|
thereof remains the property of Aerospace C.Power. The Information contained herein
|
|
is believed to be accurate and Aerospace C.Power assumes no responsibility or
|
|
liability for its use in any way and conveys no license or title under
|
|
any patent or copyright and makes no representation or warranty that this
|
|
Information is free from patent or copyright infringement.
|
|
|
|
****************************************************************************/
|
|
#ifndef _SEC_GLB_H
|
|
#define _SEC_GLB_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#if HW_PLATFORM > HW_PLATFORM_SIMU
|
|
#include "sec_glb_hw.h"
|
|
#endif
|
|
|
|
void sec_glb_enable(uint32_t module);
|
|
|
|
void sec_glb_disable(uint32_t module);
|
|
|
|
void sec_glb_chip_rst();
|
|
|
|
|
|
void sec_glb_core1_reset(uint8_t reset);
|
|
|
|
void sec_glb_core1_set_start(uint32_t addr);
|
|
|
|
void sec_glb_core1_disable(void);
|
|
|
|
void sec_glb_core1_enable(void);
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif //_SEC_GLB_H
|