63 lines
2.2 KiB
C
Executable File
63 lines
2.2 KiB
C
Executable File
#define SPI_MST_BASEADDR 0x4400A000
|
|
#define ADA_BASEADDR 0x53200000
|
|
#define EFUSE_DIG_BASEADDR 0x62040000
|
|
#define GTMR_BASEADDR 0x44003000
|
|
#define GTMR1_BASEADDR 0x62020000
|
|
#define INTC_BASEADDR 0x44004000
|
|
#define INTC1_BASEADDR 0x62030000
|
|
#define RGF_HWQ_BASEADDR 0x51000800
|
|
#define RGF_MAC_INT_BASEADDR 0x00000000
|
|
#define RGF_RAW_BASEADDR 0x51001000
|
|
#define RGF_MAC_RX_DESC_BASEADDR 0x00000000
|
|
#define RGF_RX_BASEADDR 0x51000C00
|
|
#define RGF_MAC_BASEADDR 0x51000000
|
|
#define RGF_TMR_BASEADDR 0x51000400
|
|
#define RGF_MAC_TX_DESC_BASEADDR 0x00000000
|
|
#define PHY_TX_BASEADDR 0x51900000
|
|
#define SEC_SYS_RF_BASEADDR 0x60000000
|
|
#define SPI_BASEADDR 0x4400A000
|
|
#define SPI1_BASEADDR 0x4400B000
|
|
#define SPI2_BASEADDR 0x4400C000
|
|
#define APB_UART_BASEADDR 0x44001000
|
|
#define APB_UART1_BASEADDR 0x44005000
|
|
#define APB_UART2_BASEADDR 0x44006000
|
|
#define APB_UART3_BASEADDR 0x44010000
|
|
#define WDG_BASEADDR 0x4400e000
|
|
#define WDG1_BASEADDR 0x62010000
|
|
#define GPIO_BASEADDR 0x44002000
|
|
#define MAIL_BOX_RF_BASEADDR 0x55000000
|
|
#define MAIL_BOX_RF1_BASEADDR 0x65000000
|
|
#define SEC_GLB_RF_BASEADDR 0x62000000
|
|
#define I2S_BASEADDR 0x4401F000
|
|
#define I2C_BASEADDR 0x44023000
|
|
#define I2C1_BASEADDR 0x44024000
|
|
#define PHY_DFE_BASEADDR 0x51C00000
|
|
#define APB_GLB_BASEADDR 0x44000000
|
|
#define SFC_RF_BASEADDR 0x61000100
|
|
#define SMC_RF_BASEADDR 0x61000200
|
|
#define DMA_BASEADDR 0x44012000
|
|
#define DMA1_BASEADDR 0x44013000
|
|
#define DMA2_BASEADDR 0x44014000
|
|
#define DMA3_BASEADDR 0x44015000
|
|
#define DMA4_BASEADDR 0x44016000
|
|
#define DMA5_BASEADDR 0x44017000
|
|
#define DMA6_BASEADDR 0x44018000
|
|
#define DMA7_BASEADDR 0x44019000
|
|
#define DMA8_BASEADDR 0x4401A000
|
|
#define DMA9_BASEADDR 0x4401B000
|
|
#define DMA10_BASEADDR 0x4401C000
|
|
#define PWM_BASEADDR 0x4401D000
|
|
#define SADC_BASEADDR 0x44025000
|
|
#define AHB_RF_BASEADDR 0x50000000
|
|
#define PHY_RXTD_BASEADDR 0x51A00000
|
|
#define SNAPSHOT_RF_BASEADDR 0x52000000
|
|
#define PHY_BASEADDR 0x51800000
|
|
#define PIN_RF_BASEADDR 0x44007000
|
|
#define GPIO_MTX_BASEADDR 0x44020000
|
|
#define PHY_RX_FD_BASEADDR 0x51B00000
|
|
#define SW_DMA_REG0_BASEADDR 0x70000000
|
|
#define SW_DMA_REG1_BASEADDR 0x71000000
|
|
#define AP_CLK_CORE_RF_BASEADDR 0x44009000
|
|
#define FMST_RF_BASEADDR 0x44027000
|
|
#define LEDC_BASEADDR 0X44026000
|