45 lines
1.4 KiB
C
45 lines
1.4 KiB
C
/****************************************************************************
|
|
|
|
Copyright(c) 2019 by Aerospace C.Power (Chongqing) Microelectronics. ALL RIGHTS RESERVED.
|
|
|
|
This Information is proprietary to Aerospace C.Power (Chongqing) Microelectronics and MAY NOT
|
|
be copied by any method or incorporated into another program without
|
|
the express written consent of Aerospace C.Power. This Information or any portion
|
|
thereof remains the property of Aerospace C.Power. The Information contained herein
|
|
is believed to be accurate and Aerospace C.Power assumes no responsibility or
|
|
liability for its use in any way and conveys no license or title under
|
|
any patent or copyright and makes no representation or warranty that this
|
|
Information is free from patent or copyright infringement.
|
|
|
|
****************************************************************************/
|
|
#ifndef _WDT_HW_H
|
|
#define _WDT_HW_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define SYS_CLK_VAL 32000 //wdg clock source: 32kHz
|
|
|
|
#define SET_WDG_INTC_CMP SYS_CLK_VAL * 5
|
|
#define SET_WDG_TIMEOUT_CMP 2
|
|
#define SET_WDG_CPURST_CMP 12
|
|
#define SET_WDG_FULLRST_CMP 12
|
|
|
|
#define SET_WDG_INTC_CMP_1 SYS_CLK_VAL * 5
|
|
#define SET_WDG_TIMEOUT_CMP_1 2
|
|
#define SET_WDG_CPURST_CMP_1 10
|
|
#define SET_WDG_FULLRST_CMP_1 10
|
|
|
|
#define SET_WDG_INTC_REBOOT_CMP 1000*5
|
|
|
|
#define SNAPSHOT_DATA_SEL_CORE0 0
|
|
#define SNAPSHOT_DATA_SEL_CORE1 1
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif //_WDT_HW_H
|