Files
player/Project/Src/Drive/Source/usart2.c

171 lines
4.5 KiB
C
Raw Permalink Normal View History

2025-06-27 00:32:57 +08:00
#include "usart2.h"
#include "stm32f4xx.h"
#include "buff.h"
2025-07-05 19:47:28 +08:00
/*----------------------USART<52><54><EFBFBD>ú<EFBFBD> ------------------------*/
2025-06-27 00:32:57 +08:00
#define USART_BaudRate_ 115200
#if 0
#define USART_TX_PIN GPIO_Pin_9
#define USART_TX_PORT GPIOA
#define USART_TX_CLK RCC_AHB1Periph_GPIOA
#define USART_TX_PinSource GPIO_PinSource9
#define USART_RX_PIN GPIO_Pin_10
#define USART_RX_PORT GPIOA
#define USART_RX_CLK RCC_AHB1Periph_GPIOA
#define USART_RX_PinSource GPIO_PinSource10
#define GPIO_AF_USART GPIO_AF_USART1
#define USART USART1
#define USART_IRQn USART1_IRQn
#define USART_CLK_ON() RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE)
#define USART_CLK_OFF() RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, DISABLE)
#define USART_IRQHandler USART1_IRQHandler
#else
#define USART_TX_PIN GPIO_Pin_5
#define USART_TX_PORT GPIOD
#define USART_TX_CLK RCC_AHB1Periph_GPIOD
#define USART_TX_PinSource GPIO_PinSource5
#define USART_RX_PIN GPIO_Pin_6
#define USART_RX_PORT GPIOD
#define USART_RX_CLK RCC_AHB1Periph_GPIOD
#define USART_RX_PinSource GPIO_PinSource6
#define GPIO_AF_USART GPIO_AF_USART2
#define USART USART2
#define USART_IRQn USART2_IRQn
#define USART_CLK_ON() RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE)
#define USART_CLK_OFF() RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, DISABLE)
#define USART_IRQHandler USART2_IRQHandler
#endif
static data_buff g_recv;
static void (*g_recv_cb)(uint8_t d);
2025-07-05 19:47:28 +08:00
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>usart IO<49>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
2025-06-27 00:32:57 +08:00
//
static void USART_GPIO_Config (void)
{
GPIO_InitTypeDef GPIO_InitStructure;
2025-07-05 19:47:28 +08:00
RCC_AHB1PeriphClockCmd ( USART_TX_CLK|USART_RX_CLK, ENABLE); //IO<49><4F>ʱ<EFBFBD><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
2025-06-27 00:32:57 +08:00
2025-07-05 19:47:28 +08:00
//IO<49><4F><EFBFBD><EFBFBD>
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //<2F><><EFBFBD><EFBFBD>ģʽ
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //<2F><><EFBFBD><EFBFBD>
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //<2F><><EFBFBD><EFBFBD>
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; //<2F>ٶȵȼ<C8B5>
2025-06-27 00:32:57 +08:00
2025-07-05 19:47:28 +08:00
//<2F><>ʼ<EFBFBD><CABC> TX <09><><EFBFBD><EFBFBD>
2025-06-27 00:32:57 +08:00
GPIO_InitStructure.GPIO_Pin = USART_TX_PIN;
GPIO_Init(USART_TX_PORT, &GPIO_InitStructure);
2025-07-05 19:47:28 +08:00
//<2F><>ʼ<EFBFBD><CABC> RX <20><><EFBFBD><EFBFBD>
2025-06-27 00:32:57 +08:00
GPIO_InitStructure.GPIO_Pin = USART_RX_PIN;
GPIO_Init(USART_RX_PORT, &GPIO_InitStructure);
2025-07-05 19:47:28 +08:00
//IO<49><4F><EFBFBD>ã<EFBFBD><C3A3><EFBFBD><EFBFBD>õ<EFBFBD>USART
2025-06-27 00:32:57 +08:00
GPIO_PinAFConfig(USART_TX_PORT,USART_TX_PinSource,GPIO_AF_USART);
GPIO_PinAFConfig(USART_RX_PORT,USART_RX_PinSource,GPIO_AF_USART);
}
2025-07-05 19:47:28 +08:00
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>USART <20>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
2025-06-27 00:32:57 +08:00
//
void usart2_init(void)
{
USART_InitTypeDef USART_InitStructure;
USART_CLK_ON();
2025-07-05 19:47:28 +08:00
// IO<49>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
2025-06-27 00:32:57 +08:00
USART_GPIO_Config();
2025-07-05 19:47:28 +08:00
// <20><><EFBFBD>ô<EFBFBD><C3B4>ڸ<EFBFBD><DAB8><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
USART_InitStructure.USART_BaudRate = USART_BaudRate_; //<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
USART_InitStructure.USART_WordLength = USART_WordLength_8b; //<2F><><EFBFBD><EFBFBD>λ8λ
USART_InitStructure.USART_StopBits = USART_StopBits_1; //ֹͣλ1λ
USART_InitStructure.USART_Parity = USART_Parity_No ; //<2F><>У<EFBFBD><D0A3>
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx; //<2F><><EFBFBD>ͺͽ<CDBA><CDBD><EFBFBD>ģʽ
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // <20><>ʹ<EFBFBD><CAB9>Ӳ<EFBFBD><D3B2><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
2025-06-27 00:32:57 +08:00
2025-07-05 19:47:28 +08:00
USART_Init(USART,&USART_InitStructure); //<2F><>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD>1
USART_Cmd(USART,ENABLE); //ʹ<>ܴ<EFBFBD><DCB4><EFBFBD>1
2025-06-27 00:32:57 +08:00
buff_init(&g_recv,1024,1,0xff,0xfc);
2025-07-05 19:47:28 +08:00
/* <20>򿪽<EFBFBD><F2BFAABD><EFBFBD><EFBFBD>ж<EFBFBD> */
2025-06-27 00:32:57 +08:00
USART_ITConfig(USART,USART_IT_RXNE,ENABLE);
NVIC_InitTypeDef NVIC_InitStructure;
2025-07-05 19:47:28 +08:00
NVIC_InitStructure.NVIC_IRQChannel=USART_IRQn; //<2F><>ʱ<EFBFBD><CAB1><EFBFBD>ж<EFBFBD>
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x00; //<2F><>ռ<EFBFBD><D5BC><EFBFBD>ȼ<EFBFBD>1
NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x01; //<2F><><EFBFBD><EFBFBD><EFBFBD>ȼ<EFBFBD>3
2025-06-27 00:32:57 +08:00
NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
NVIC_Init(&NVIC_InitStructure);
}
void usart2_deinit(void)
{
NVIC_InitTypeDef NVIC_InitStructure;
2025-07-05 19:47:28 +08:00
NVIC_InitStructure.NVIC_IRQChannel=USART_IRQn; //<2F><>ʱ<EFBFBD><CAB1><EFBFBD>ж<EFBFBD>
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x00; //<2F><>ռ<EFBFBD><D5BC><EFBFBD>ȼ<EFBFBD>1
NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x01; //<2F><><EFBFBD><EFBFBD><EFBFBD>ȼ<EFBFBD>3
2025-06-27 00:32:57 +08:00
NVIC_InitStructure.NVIC_IRQChannelCmd=DISABLE;
NVIC_Init(&NVIC_InitStructure);
USART_DeInit(USART);
buff_deinit(&g_recv);
}
void usart2_set_cbcall(void (*cb)(uint8_t))
{
g_recv_cb=cb;
}
int usart2_get_byte(uint8_t *data)
{
return buff_read_byte(&g_recv,data);
}
int usart2_put_byte(uint8_t data)
{
USART_SendData(USART, data);
while (USART_GetFlagStatus(USART, USART_FLAG_TXE) == RESET);
return 0;
}
int usart2_clear(void)
{
return buff_clear(&g_recv);
}
void USART_IRQHandler (void)
{
uint8_t t=0;
if(USART->SR&USART_FLAG_RXNE)
{
t=USART->DR;
buff_save_byte(&g_recv,t);
if(g_recv_cb) g_recv_cb(t);
}
else
{
t=USART->SR;
t=USART->DR;
}
}