2025-06-27 00:32:57 +08:00
|
|
|
|
/***
|
|
|
|
|
************************************************************************************
|
|
|
|
|
* @file usart.c
|
2025-07-05 19:47:28 +08:00
|
|
|
|
* @brief usart <EFBFBD>ӿ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>غ<EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
************************************************************************************
|
|
|
|
|
* @description
|
|
|
|
|
*
|
2025-07-05 19:47:28 +08:00
|
|
|
|
* <EFBFBD><EFBFBD>ʼ<EFBFBD><EFBFBD>USART1<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> PA9/PA10<EFBFBD><EFBFBD>
|
|
|
|
|
* <EFBFBD><EFBFBD><EFBFBD><EFBFBD>USART1<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>շ<EFBFBD>ģʽ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>λ8λ<EFBFBD><EFBFBD>ֹͣλ1λ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>У<EFBFBD>顢<EFBFBD><EFBFBD>ʹ<EFBFBD><EFBFBD>Ӳ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ƣ<EFBFBD>
|
|
|
|
|
* <EFBFBD><EFBFBD><EFBFBD>ڵIJ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ϊ115200<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ҫ<EFBFBD><EFBFBD><EFBFBD>IJ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ֱ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>usart.h<EFBFBD><EFBFBD><EFBFBD>ĺ궨<EFBFBD><EFBFBD>USART1_BaudRate<EFBFBD><EFBFBD>
|
|
|
|
|
* <EFBFBD>ض<EFBFBD><EFBFBD><EFBFBD>fputc<EFBFBD><EFBFBD><EFBFBD><EFBFBD>,<EFBFBD><EFBFBD><EFBFBD><EFBFBD>֧<EFBFBD><EFBFBD>ʹ<EFBFBD><EFBFBD>printf<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӡ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
*
|
|
|
|
|
************************************************************************************
|
|
|
|
|
***/
|
|
|
|
|
|
|
|
|
|
#include "usart.h"
|
|
|
|
|
#include "libc.h"
|
|
|
|
|
#include "buff.h"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef BOOTLOADER
|
|
|
|
|
#include "rtthread.h"
|
|
|
|
|
#define MUTEX_INIT() g_mutex=rt_mutex_create("usart1_mutex",RT_IPC_FLAG_FIFO);
|
|
|
|
|
#define MUTEX_DELETE() if(g_mutex) {rt_mutex_delete(g_mutex);g_mutex=0;}
|
|
|
|
|
#define MUTEX_TAKE() if(g_mutex) rt_mutex_take(g_mutex,RT_WAITING_FOREVER);
|
|
|
|
|
#define MUTEX_RELEASE() if(g_mutex) rt_mutex_release(g_mutex);
|
|
|
|
|
void *g_mutex;
|
|
|
|
|
#else
|
|
|
|
|
#define MUTEX_INIT()
|
|
|
|
|
#define MUTEX_DELETE()
|
|
|
|
|
#define MUTEX_TAKE()
|
|
|
|
|
#define MUTEX_RELEASE()
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>usart IO<49>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
//
|
|
|
|
|
void USART_GPIO_Config (void)
|
|
|
|
|
{
|
|
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
2025-07-05 19:47:28 +08:00
|
|
|
|
RCC_AHB1PeriphClockCmd ( USART1_TX_CLK|USART1_RX_CLK, ENABLE); //IO<49><4F>ʱ<EFBFBD><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//IO<49><4F><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //<2F><><EFBFBD><EFBFBD>ģʽ
|
|
|
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //<2F><><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //<2F><><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; //<2F>ٶȵȼ<C8B5>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><>ʼ<EFBFBD><CABC> TX <09><><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_InitStructure.GPIO_Pin = USART1_TX_PIN;
|
|
|
|
|
GPIO_Init(USART1_TX_PORT, &GPIO_InitStructure);
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><>ʼ<EFBFBD><CABC> RX <20><><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_InitStructure.GPIO_Pin = USART1_RX_PIN;
|
|
|
|
|
GPIO_Init(USART1_RX_PORT, &GPIO_InitStructure);
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//IO<49><4F><EFBFBD>ã<EFBFBD><C3A3><EFBFBD><EFBFBD>õ<EFBFBD>USART1
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_PinAFConfig(USART1_TX_PORT,USART1_TX_PinSource,GPIO_AF_USART1);
|
|
|
|
|
GPIO_PinAFConfig(USART1_RX_PORT,USART1_RX_PinSource,GPIO_AF_USART1);
|
|
|
|
|
}
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>USART <20>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
//
|
|
|
|
|
void Usart_Config(void)
|
|
|
|
|
{
|
|
|
|
|
USART_InitTypeDef USART_InitStructure;
|
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// IO<49>ڳ<EFBFBD>ʼ<EFBFBD><CABC>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
USART_GPIO_Config();
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// <20><><EFBFBD>ô<EFBFBD><C3B4>ڸ<EFBFBD><DAB8><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_InitStructure.USART_BaudRate = USART1_BaudRate; //<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_InitStructure.USART_WordLength = USART_WordLength_8b; //<2F><><EFBFBD><EFBFBD>λ8λ
|
|
|
|
|
USART_InitStructure.USART_StopBits = USART_StopBits_1; //ֹͣλ1λ
|
|
|
|
|
USART_InitStructure.USART_Parity = USART_Parity_No ; //<2F><>У<EFBFBD><D0A3>
|
|
|
|
|
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx; //<2F><><EFBFBD>ͺͽ<CDBA><CDBD><EFBFBD>ģʽ
|
|
|
|
|
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // <20><>ʹ<EFBFBD><CAB9>Ӳ<EFBFBD><D3B2><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
USART_Init(USART1,&USART_InitStructure); //<2F><>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD>1
|
|
|
|
|
USART_Cmd(USART1,ENABLE); //ʹ<>ܴ<EFBFBD><DCB4><EFBFBD>1
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ض<EFBFBD><D8B6><EFBFBD>fputc<74><63><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
//
|
|
|
|
|
static int usart_putc(int c)
|
|
|
|
|
{
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
USART_SendData( USART1,(u8)c ); // <20><><EFBFBD>͵<EFBFBD><CDB5>ֽ<EFBFBD><D6BD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET); //<2F>ȴ<EFBFBD><C8B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
return (c); //<2F><><EFBFBD><EFBFBD><EFBFBD>ַ<EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int usart_puts(const void *data,int size)
|
|
|
|
|
{
|
|
|
|
|
MUTEX_TAKE();
|
|
|
|
|
for(int i=0;i<size;i++)
|
|
|
|
|
{
|
2025-07-05 19:47:28 +08:00
|
|
|
|
USART_SendData( USART1,((u8 *)data)[i] ); // <20><><EFBFBD>͵<EFBFBD><CDB5>ֽ<EFBFBD><D6BD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET); //<2F>ȴ<EFBFBD><C8B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
MUTEX_RELEASE();
|
|
|
|
|
return size;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static data_buff g_recv;
|
|
|
|
|
|
|
|
|
|
static int usart_getc(void)
|
|
|
|
|
{
|
|
|
|
|
uint8_t data;
|
|
|
|
|
if(buff_read_byte(&g_recv,&data)==0)
|
|
|
|
|
return data;
|
|
|
|
|
else return EOF;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int usart_open(void)
|
|
|
|
|
{
|
|
|
|
|
MUTEX_INIT();
|
|
|
|
|
|
|
|
|
|
buff_init(&g_recv,1024,0,0,0);
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
/* <20><EFBFBD><F2BFAABD><EFBFBD><EFBFBD>ж<EFBFBD> */
|
2025-06-27 00:32:57 +08:00
|
|
|
|
USART_ITConfig(USART1,USART_IT_RXNE,ENABLE);
|
|
|
|
|
NVIC_InitTypeDef NVIC_InitStructure;
|
2025-07-05 19:47:28 +08:00
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannel=USART1_IRQn; //<2F><>ʱ<EFBFBD><CAB1><EFBFBD>ж<EFBFBD>
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x00; //<2F><>ռ<EFBFBD><D5BC><EFBFBD>ȼ<EFBFBD>1
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x01; //<2F><><EFBFBD><EFBFBD><EFBFBD>ȼ<EFBFBD>3
|
2025-06-27 00:32:57 +08:00
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
|
|
|
|
|
NVIC_Init(&NVIC_InitStructure);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int usart_close(void)
|
|
|
|
|
{
|
|
|
|
|
MUTEX_DELETE();
|
|
|
|
|
NVIC_InitTypeDef NVIC_InitStructure;
|
2025-07-05 19:47:28 +08:00
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannel=USART1_IRQn; //<2F><>ʱ<EFBFBD><CAB1><EFBFBD>ж<EFBFBD>
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x00; //<2F><>ռ<EFBFBD><D5BC><EFBFBD>ȼ<EFBFBD>1
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x01; //<2F><><EFBFBD><EFBFBD><EFBFBD>ȼ<EFBFBD>3
|
2025-06-27 00:32:57 +08:00
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd=DISABLE;
|
|
|
|
|
NVIC_Init(&NVIC_InitStructure);
|
|
|
|
|
USART_ITConfig(USART1,USART_IT_RXNE,DISABLE);
|
|
|
|
|
buff_deinit(&g_recv);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
extern_device2(usart,usart_open,usart_close,usart_putc,usart_getc,usart_puts,NULL);
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void USART1_IRQHandler (void)
|
|
|
|
|
{
|
|
|
|
|
uint8_t t=0;
|
|
|
|
|
if(USART1->SR&USART_FLAG_RXNE)
|
|
|
|
|
{
|
|
|
|
|
t=USART1->DR;
|
|
|
|
|
buff_save_byte(&g_recv,t);
|
|
|
|
|
//if(g_recv_cb) g_recv_cb(t);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
t=USART1->SR;
|
|
|
|
|
t=USART1->DR;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void USART3_Init (void)
|
|
|
|
|
{
|
|
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
2025-07-05 19:47:28 +08:00
|
|
|
|
RCC_AHB1PeriphClockCmd ( RCC_AHB1Periph_GPIOB, ENABLE); //IO<49><4F>ʱ<EFBFBD><CAB1><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//IO<49><4F><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF; //<2F><><EFBFBD><EFBFBD>ģʽ
|
|
|
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //<2F><><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //<2F><><EFBFBD><EFBFBD>
|
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz; //<2F>ٶȵȼ<C8B5>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><>ʼ<EFBFBD><CABC> TX <09><><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
|
|
|
|
|
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><>ʼ<EFBFBD><CABC> RX <20><><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
|
|
|
|
|
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//IO<49><4F><EFBFBD>ã<EFBFBD><C3A3><EFBFBD><EFBFBD>õ<EFBFBD>USART1
|
2025-06-27 00:32:57 +08:00
|
|
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource10,GPIO_AF_USART3);
|
|
|
|
|
GPIO_PinAFConfig(GPIOB,GPIO_PinSource11,GPIO_AF_USART3);
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
USART_InitTypeDef USART_InitStructure;
|
|
|
|
|
RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
// <20><><EFBFBD>ô<EFBFBD><C3B4>ڸ<EFBFBD><DAB8><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_InitStructure.USART_BaudRate = 115200; //<2F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_InitStructure.USART_WordLength = USART_WordLength_8b; //<2F><><EFBFBD><EFBFBD>λ8λ
|
|
|
|
|
USART_InitStructure.USART_StopBits = USART_StopBits_1; //ֹͣλ1λ
|
|
|
|
|
USART_InitStructure.USART_Parity = USART_Parity_No ; //<2F><>У<EFBFBD><D0A3>
|
|
|
|
|
USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx; //<2F><><EFBFBD>ͺͽ<CDBA><CDBD><EFBFBD>ģʽ
|
|
|
|
|
USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // <20><>ʹ<EFBFBD><CAB9>Ӳ<EFBFBD><D3B2><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_Init(USART3,&USART_InitStructure); //<2F><>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD><EFBFBD><EFBFBD>1
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
NVIC_InitTypeDef NVIC_InitStructure;
|
2025-07-05 19:47:28 +08:00
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn; //<2F><><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>ͨ<EFBFBD><CDA8>
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3; //<2F><>ռ<EFBFBD><D5BC><EFBFBD>ȼ<EFBFBD>3
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelSubPriority =3; //<2F><><EFBFBD><EFBFBD><EFBFBD>ȼ<EFBFBD>3
|
|
|
|
|
NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE; //IRQͨ<51><CDA8>ʹ<EFBFBD><CAB9>
|
|
|
|
|
NVIC_Init(&NVIC_InitStructure); //<2F><><EFBFBD><EFBFBD>ָ<EFBFBD><D6B8><EFBFBD>IJ<EFBFBD><C4B2><EFBFBD><EFBFBD><EFBFBD>ʼ<EFBFBD><CABC>VIC<49>Ĵ<EFBFBD><C4B4><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
USART_Cmd(USART3,ENABLE); //ʹ<>ܴ<EFBFBD><DCB4><EFBFBD>1
|
2025-06-27 00:32:57 +08:00
|
|
|
|
USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
|
|
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><><EFBFBD><EFBFBD>3<EFBFBD><33><EFBFBD><EFBFBD><EFBFBD>ֱ<EFBFBD><D6B1><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
static u8 g_key=0;
|
|
|
|
|
static u8 g_keyPress=0;
|
|
|
|
|
static u8 g_keyPressed=0;
|
|
|
|
|
|
|
|
|
|
void USART3_IRQHandler (void)
|
|
|
|
|
{
|
|
|
|
|
u8 res=0;
|
|
|
|
|
if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
|
|
|
|
|
{
|
|
|
|
|
g_key=USART_ReceiveData(USART3);
|
|
|
|
|
if ((g_keyPress^g_key)&g_keyPress)
|
|
|
|
|
{
|
2025-07-05 19:47:28 +08:00
|
|
|
|
//<2F><><EFBFBD>ⰴ<EFBFBD><E2B0B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
2025-06-27 00:32:57 +08:00
|
|
|
|
g_keyPressed=g_keyPress^g_key;
|
|
|
|
|
}
|
|
|
|
|
g_keyPress=g_key;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
u8 USART3_GetKey(void)
|
|
|
|
|
{
|
|
|
|
|
u8 ret=g_key;
|
|
|
|
|
//g_key=0;
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
u8 USART3_GetKeyPressed (void)
|
|
|
|
|
{
|
|
|
|
|
u8 ret=g_keyPressed;
|
|
|
|
|
g_keyPressed=0;
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|