2025-06-27 00:32:57 +08:00
|
|
|
|
//////////////////////////////////////////////////////////////////////////////////
|
2025-07-10 11:30:57 +08:00
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ֲ<EFBFBD><D6B2><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ye781205<30><35>NESģ<53><C4A3><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
// ALIENTEK STM32F407<30><37><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
// NES MAP <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
// <20><><EFBFBD><EFBFBD>ԭ<EFBFBD><D4AD>@ALIENTEK
|
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̳:www.openedv.com
|
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>:2014/7/1
|
|
|
|
|
// <20>汾<EFBFBD><E6B1BE>V1.0
|
|
|
|
|
//////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
|
|
#ifndef __NES_MAPPER_H
|
|
|
|
|
#define __NES_MAPPER_H
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-10 11:30:57 +08:00
|
|
|
|
#include "stdint.h"
|
|
|
|
|
|
|
|
|
|
#define num_8k_ROM_banks VROM_8K_SIZE
|
|
|
|
|
#define num_1k_VROM_banks VROM_1K_SIZE
|
|
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
|
void (*Reset)();
|
|
|
|
|
void (*Write)(uint16_t addr, uint8_t data);
|
|
|
|
|
void (*Read)(uint8_t data, uint16_t addr);
|
|
|
|
|
uint8_t (*ReadLow)(uint16_t addr);
|
|
|
|
|
void (*WriteLow)(uint16_t addr, uint8_t data);
|
|
|
|
|
void (*HSync)(int scanline);
|
|
|
|
|
void (*VSync)(void);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
} MAPPER;
|
2025-07-10 11:30:57 +08:00
|
|
|
|
|
|
|
|
|
typedef enum { MMC1_SMALL, MMC1_512K, MMC1_1024K } MMC1_Size_t;
|
|
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
|
uint32_t write_count;
|
|
|
|
|
uint8_t bits;
|
|
|
|
|
uint8_t regs[4];
|
|
|
|
|
uint32_t last_write_addr;
|
|
|
|
|
|
|
|
|
|
MMC1_Size_t MMC1_Size;
|
|
|
|
|
uint32_t MMC1_256K_base;
|
|
|
|
|
uint32_t MMC1_swap;
|
|
|
|
|
|
|
|
|
|
// these are the 4 ROM banks currently selected
|
|
|
|
|
uint32_t MMC1_bank1;
|
|
|
|
|
uint32_t MMC1_bank2;
|
|
|
|
|
uint32_t MMC1_bank3;
|
|
|
|
|
uint32_t MMC1_bank4;
|
|
|
|
|
|
|
|
|
|
uint32_t MMC1_HI1;
|
|
|
|
|
uint32_t MMC1_HI2;
|
|
|
|
|
} Mapper1Res;
|
|
|
|
|
|
|
|
|
|
// ͨ<><CDA8>map<61><70><EFBFBD><EFBFBD><EFBFBD>ṹ<EFBFBD><E1B9B9>
|
|
|
|
|
typedef struct {
|
|
|
|
|
uint8_t patch;
|
|
|
|
|
uint8_t regs[11];
|
|
|
|
|
|
|
|
|
|
uint32_t prg0, prg1;
|
|
|
|
|
uint32_t chr01, chr23, chr4, chr5, chr6, chr7;
|
|
|
|
|
|
|
|
|
|
uint8_t irq_enabled; // IRQs enabled
|
|
|
|
|
uint32_t irq_counter; // IRQ scanline counter, decreasing
|
|
|
|
|
uint32_t irq_latch; // IRQ scanline counter latch
|
|
|
|
|
} MapperCommRes;
|
|
|
|
|
|
|
|
|
|
extern uint32_t ROM_mask;
|
|
|
|
|
extern uint32_t VROM_mask;
|
|
|
|
|
extern const int MapTab[];
|
2025-06-27 00:32:57 +08:00
|
|
|
|
extern MAPPER *NES_Mapper;
|
2025-07-10 11:30:57 +08:00
|
|
|
|
extern uint32_t VROM_mask;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
|
|
|
|
extern Mapper1Res *MAP1;
|
2025-07-10 11:30:57 +08:00
|
|
|
|
extern MapperCommRes *MAPx;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-10 11:30:57 +08:00
|
|
|
|
//////////////////////////////////////////////////////////////////////////////////
|
2025-06-27 00:32:57 +08:00
|
|
|
|
void Mapper_Init(void);
|
2025-07-10 11:30:57 +08:00
|
|
|
|
void asm_Mapper_Write(uint8_t byData, uint16_t wAddr);
|
|
|
|
|
void asm_Mapper_ReadLow(uint16_t wAddr);
|
|
|
|
|
void asm_Mapper_WriteLow(uint8_t byData, uint16_t wAddr);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-10 11:30:57 +08:00
|
|
|
|
void map67_(signed char page); // 6502.s
|
|
|
|
|
void map89_(signed char page);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
void mapAB_(signed char page);
|
|
|
|
|
void mapCD_(signed char page);
|
2025-07-10 11:30:57 +08:00
|
|
|
|
void mapEF_(signed char page); // <20>з<EFBFBD><D0B7><EFBFBD><EFBFBD>ַ<EFBFBD>
|
|
|
|
|
|
|
|
|
|
void set_CPU_bank3(signed char page);
|
|
|
|
|
void set_CPU_bank4(signed char page);
|
|
|
|
|
void set_CPU_bank5(signed char page);
|
|
|
|
|
void set_CPU_bank6(signed char page);
|
|
|
|
|
void set_CPU_bank7(signed char page);
|
|
|
|
|
void set_CPU_banks(int bank0_num, int bank1_num, int bank2_num, int bank3_num);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-07-10 11:30:57 +08:00
|
|
|
|
void set_PPU_banks(uint32_t bank0_num, uint32_t bank1_num, uint32_t bank2_num,
|
|
|
|
|
uint32_t bank3_num, uint32_t bank4_num, uint32_t bank5_num,
|
|
|
|
|
uint32_t bank6_num, uint32_t bank7_num);
|
|
|
|
|
void set_PPU_bank0(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank1(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank2(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank3(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank4(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank5(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank6(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank7(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank8(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank9(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank10(uint32_t bank_num);
|
|
|
|
|
void set_PPU_bank11(uint32_t bank_num);
|
|
|
|
|
void set_VRAM_bank(uint8_t bank, uint32_t bank_num);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
|
|
|
|
#endif
|