2025-06-27 00:32:57 +08:00
|
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2006-2018, RT-Thread Development Team
|
|
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
*
|
|
|
|
|
* Change Logs:
|
|
|
|
|
* Date Author Notes
|
|
|
|
|
* 2017-07-24 Tanek the first version
|
|
|
|
|
* 2018-11-12 Ernest Chen modify copyright
|
|
|
|
|
*/
|
|
|
|
|
//#include "bsp_led.h"
|
|
|
|
|
//#include "device.h"
|
|
|
|
|
//#include "device_drv_config.h"
|
|
|
|
|
#include "main.h"
|
|
|
|
|
#include <rthw.h>
|
|
|
|
|
#include <rtthread.h>
|
2025-06-29 11:20:46 +08:00
|
|
|
|
#include "libc.h"
|
|
|
|
|
#include "string.h"
|
|
|
|
|
|
2025-06-27 00:32:57 +08:00
|
|
|
|
void SystemClock_Config(void);
|
|
|
|
|
#if 1
|
|
|
|
|
#define _SCB_BASE (0xE000E010UL)
|
|
|
|
|
#define _SYSTICK_CTRL (*(rt_uint32_t *)(_SCB_BASE + 0x0))
|
|
|
|
|
#define _SYSTICK_LOAD (*(rt_uint32_t *)(_SCB_BASE + 0x4))
|
|
|
|
|
#define _SYSTICK_VAL (*(rt_uint32_t *)(_SCB_BASE + 0x8))
|
|
|
|
|
#define _SYSTICK_CALIB (*(rt_uint32_t *)(_SCB_BASE + 0xC))
|
|
|
|
|
#define _SYSTICK_PRI (*(rt_uint8_t *)(0xE000ED23UL))
|
|
|
|
|
|
2025-06-30 21:36:12 +08:00
|
|
|
|
// Updates the variable SystemCoreClock and must be called
|
2025-06-27 00:32:57 +08:00
|
|
|
|
// whenever the core clock is changed during program execution.
|
|
|
|
|
extern void SystemCoreClockUpdate(void);
|
|
|
|
|
|
2025-06-30 21:36:12 +08:00
|
|
|
|
// Holds the system core clock, which is the system clock
|
|
|
|
|
// frequency supplied to the SysTick timer and the processor
|
2025-06-27 00:32:57 +08:00
|
|
|
|
// core clock.
|
|
|
|
|
extern uint32_t SystemCoreClock;
|
|
|
|
|
|
|
|
|
|
static uint32_t _SysTick_Config(rt_uint32_t ticks)
|
|
|
|
|
{
|
2025-06-30 21:36:12 +08:00
|
|
|
|
if ((ticks - 1) > 0xFFFFFF)
|
|
|
|
|
{
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
_SYSTICK_LOAD = ticks - 1;
|
|
|
|
|
_SYSTICK_PRI = 0xFF;
|
|
|
|
|
_SYSTICK_VAL = 0;
|
|
|
|
|
_SYSTICK_CTRL = 0x07;
|
|
|
|
|
|
|
|
|
|
return 0;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void rt_hw_us_delay(rt_uint32_t us)
|
|
|
|
|
{
|
|
|
|
|
u32 ticks;
|
|
|
|
|
u32 told,tnow,tcnt=0;
|
2025-06-30 21:36:12 +08:00
|
|
|
|
u32 reload=SysTick->LOAD;
|
|
|
|
|
ticks=us;
|
|
|
|
|
rt_enter_critical();
|
|
|
|
|
told=SysTick->VAL;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
while(1)
|
|
|
|
|
{
|
2025-06-30 21:36:12 +08:00
|
|
|
|
tnow=SysTick->VAL;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
if(tnow!=told)
|
2025-06-30 21:36:12 +08:00
|
|
|
|
{
|
|
|
|
|
if(tnow<told)tcnt+=told-tnow;
|
|
|
|
|
else tcnt+=reload-tnow+told;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
told=tnow;
|
2025-06-30 21:36:12 +08:00
|
|
|
|
if(tcnt>=ticks)break;
|
|
|
|
|
}
|
2025-06-27 00:32:57 +08:00
|
|
|
|
};
|
2025-06-30 21:36:12 +08:00
|
|
|
|
rt_exit_critical();
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(RT_USING_USER_MAIN) && defined(RT_USING_HEAP)
|
|
|
|
|
RT_WEAK void *rt_heap_begin_get(void)
|
|
|
|
|
{
|
2025-06-30 21:36:12 +08:00
|
|
|
|
return (void *)0x10000000;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
RT_WEAK void *rt_heap_end_get(void)
|
|
|
|
|
{
|
2025-06-30 21:36:12 +08:00
|
|
|
|
return (void *)(0x10000000+64*1024/4);
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void mpu_init(void)
|
|
|
|
|
{
|
|
|
|
|
MPU->RNR=0;
|
|
|
|
|
MPU->RBAR=0x00000000;
|
|
|
|
|
MPU->RASR=((0x3)<<MPU_RASR_AP_Pos)|((31)<<MPU_RASR_SIZE_Pos)|(0x5<<16)|1;
|
|
|
|
|
MPU->CTRL=1;
|
|
|
|
|
}
|
|
|
|
|
|
2025-06-29 11:20:46 +08:00
|
|
|
|
const libc_device_file *g_usart;
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-09-21 19:13:30 +08:00
|
|
|
|
|
|
|
|
|
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD>ӣ<EFBFBD>25m<35><6D><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ҫ<EFBFBD><D2AA>֤usbΪ48m<38><6D><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ƶ<EFBFBD><C6B5><EFBFBD><EFBFBD>ֻ<EFBFBD><D6BB><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ϊ168m
|
|
|
|
|
void reconfig_clock(void) {
|
|
|
|
|
RCC_PLLConfig(RCC_PLLSource_HSE, 25, 336, 2, 7);
|
|
|
|
|
SystemCoreClock = 168000000;
|
|
|
|
|
}
|
|
|
|
|
|
2025-06-27 00:32:57 +08:00
|
|
|
|
/**
|
|
|
|
|
* This function will initial your board.
|
|
|
|
|
*/
|
|
|
|
|
void rt_hw_board_init()
|
2025-06-30 21:36:12 +08:00
|
|
|
|
{
|
|
|
|
|
// NVIC_SetVectorTable(NVIC_VectTab_FLASH,(u32)128*1024);
|
|
|
|
|
NVIC_SetVectorTable(NVIC_VectTab_FLASH,(u32)0);
|
2025-09-21 19:13:30 +08:00
|
|
|
|
reconfig_clock();
|
2025-06-27 00:32:57 +08:00
|
|
|
|
_SysTick_Config (SystemCoreClock/1000);
|
2025-06-29 16:00:18 +08:00
|
|
|
|
NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);
|
2025-06-30 21:36:12 +08:00
|
|
|
|
LED_Init();
|
|
|
|
|
Usart_Config();
|
|
|
|
|
SDRAM_Init();
|
2025-06-29 11:20:46 +08:00
|
|
|
|
sFLASH_Init();
|
2025-06-27 00:32:57 +08:00
|
|
|
|
mymem_init();
|
|
|
|
|
rt_system_heap_init(rt_heap_begin_get(),rt_heap_end_get());
|
2025-06-29 11:20:46 +08:00
|
|
|
|
// irq_vector_init();
|
2025-06-27 00:32:57 +08:00
|
|
|
|
mpu_init();
|
2025-06-30 21:36:12 +08:00
|
|
|
|
Touch_Init();
|
2025-06-27 00:32:57 +08:00
|
|
|
|
USART3_Init();
|
|
|
|
|
RANDOM_Init();
|
2025-06-28 18:16:25 +08:00
|
|
|
|
// USBD_InitAsVcp ();
|
2025-06-29 11:20:46 +08:00
|
|
|
|
g_usart = libc_find_dev("usart");
|
|
|
|
|
g_usart->open();
|
|
|
|
|
}
|
|
|
|
|
|
2025-06-27 00:32:57 +08:00
|
|
|
|
|
2025-06-29 11:20:46 +08:00
|
|
|
|
void rt_hw_console_output(const char *str)
|
|
|
|
|
{
|
|
|
|
|
/* empty console output */
|
|
|
|
|
g_usart->write(str,strlen(str));
|
2025-06-27 00:32:57 +08:00
|
|
|
|
}
|
|
|
|
|
|
2025-06-29 11:20:46 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void SysTick_Handler(void)
|
2025-06-27 00:32:57 +08:00
|
|
|
|
{
|
|
|
|
|
/* enter interrupt */
|
|
|
|
|
rt_interrupt_enter();
|
|
|
|
|
|
|
|
|
|
rt_tick_increase();
|
|
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
|
rt_interrupt_leave();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* @brief System Clock Configuration
|
|
|
|
|
* @retval None
|
|
|
|
|
*/
|
|
|
|
|
__weak void SystemClock_Config(void)
|
|
|
|
|
{
|
|
|
|
|
}
|