342 lines
4.3 KiB
Plaintext
342 lines
4.3 KiB
Plaintext
引脚 复用功能 其他
|
|
|
|
PC1 ETH_MDC,EVENTOUT ADC123_IN11
|
|
|
|
PF6 TIM10_CH1, ADC3_IN4
|
|
SPI5_NSS,
|
|
SAI1_SD_B,
|
|
UART7_Rx,
|
|
FMC_NIORD,
|
|
EVENTOUT
|
|
|
|
PF10 FMC_INTR, ADC3_IN8
|
|
DCMI_D11, LCD_DE,
|
|
EVENTOUT
|
|
|
|
PF7 TIM11_CH1, ADC3_IN5
|
|
SPI5_SCK,
|
|
SAI1_MCLK_B,
|
|
UART7_Tx,
|
|
FMC_NREG,
|
|
EVENTOUT
|
|
|
|
PF8 SPI5_MISO, ADC3_IN6
|
|
SAI1_SCK_B,
|
|
TIM13_CH1,
|
|
FMC_NIOWR,
|
|
EVENTOUT
|
|
|
|
PF9 SPI5_MOSI, ADC3_IN7
|
|
SAI1_FS_B,
|
|
TIM14_CH1, FMC_CD,
|
|
EVENTOUT
|
|
|
|
PE4 TRACED1, SPI4_NSS,
|
|
SAI1_FS_A, FMC_A20,
|
|
DCMI_D4, LCD_B0,
|
|
EVENTOUT
|
|
|
|
PE5 TRACED2, TIM9_CH1,
|
|
SPI4_MISO,
|
|
SAI1_SCK_A,
|
|
FMC_A21, DCMI_D6,
|
|
LCD_G0, EVENTOUT
|
|
|
|
PE2 TRACECLK,
|
|
SPI4_SCK,
|
|
SAI1_MCLK_A,
|
|
ETH_MII_TXD3,
|
|
FMC_A23, EVENTOUT
|
|
|
|
PE6 TRACED3, TIM9_CH2,
|
|
SPI4_MOSI,
|
|
SAI1_SD_A, FMC_A22,
|
|
DCMI_D7, LCD_G1,
|
|
EVENTOUT
|
|
|
|
PE3 TRACED0,
|
|
SAI1_SD_B, FMC_A19,
|
|
EVENTOUT
|
|
|
|
PB6 TIM4_CH1, I2C1_SCL,
|
|
USART1_TX,
|
|
CAN2_TX,
|
|
FMC_SDNE1,
|
|
DCMI_D5, EVENTOUT
|
|
|
|
PB7 TIM4_CH2, I2C1_SDA,
|
|
USART1_RX, FMC_NL,
|
|
DCMI_VSYNC,
|
|
EVENTOUT
|
|
|
|
PB8 TIM4_CH3,
|
|
TIM10_CH1,
|
|
I2C1_SCL, CAN1_RX,
|
|
ETH_MII_TXD3,
|
|
SDIO_D4, DCMI_D6,
|
|
LCD_B6, EVENTOUT
|
|
|
|
PB9 TIM4_CH4,
|
|
TIM11_CH1,
|
|
I2C1_SDA,
|
|
SPI2_NSS/I2S2_WS,
|
|
CAN1_TX, SDIO_D5,
|
|
DCMI_D7, LCD_B7,
|
|
EVENTOUT
|
|
|
|
PG14 SPI6_MOSI,
|
|
USART6_TX,
|
|
ETH_MII_TXD1/ETH_R
|
|
MII_TXD1, FMC_A25,
|
|
EVENTOUT
|
|
|
|
PG13 SPI6_SCK,
|
|
USART6_CTS,
|
|
ETH_MII_TXD0/ETH_R
|
|
MII_TXD0, FMC_A24,
|
|
EVENTOUT
|
|
|
|
PG10 LCD_G3,
|
|
FMC_NCE4_1/FMC_N
|
|
E3, DCMI_D2,
|
|
LCD_B2, EVENTOUT
|
|
|
|
PG9 LCD_G3,
|
|
FMC_NCE4_1/FMC_N
|
|
E3, DCMI_D2,
|
|
LCD_B2, EVENTOUT
|
|
|
|
PD7 USART2_CK,
|
|
FMC_NE1/FMC_NCE2,
|
|
EVENTOUT
|
|
|
|
PG11 ETH_MII_TX_EN/ETH_
|
|
RMII_TX_EN,
|
|
FMC_NCE4_2,
|
|
DCMI_D3, LCD_B3,
|
|
EVENTOUT
|
|
|
|
PD6 SPI3_MOSI/I2S3_SD,
|
|
SAI1_SD_A,
|
|
USART2_RX,
|
|
FMC_NWAIT,
|
|
DCMI_D10, LCD_B2,
|
|
EVENTOUT
|
|
|
|
PG12 SPI6_MISO,
|
|
USART6_RTS,
|
|
LCD_B4, FMC_NE4,
|
|
LCD_B1, EVENTOUT
|
|
|
|
PD3 SPI2_SCK/I2S2_CK,
|
|
USART2_CTS,
|
|
FMC_CLK, DCMI_D5,
|
|
LCD_G7, EVENTOUT
|
|
|
|
PD5 USART2_TX,
|
|
FMC_NWE,
|
|
EVENTOUT
|
|
|
|
PD4 USART2_RTS,
|
|
FMC_NOE,
|
|
EVENTOUT
|
|
|
|
PA3 TIM2_CH4, TIM5_CH4, ADC123_IN3
|
|
TIM9_CH2,
|
|
USART2_RX,
|
|
OTG_HS_ULPI_D0,
|
|
ETH_MII_COL,
|
|
LCD_B5, EVENTOUT
|
|
|
|
PH5 I2C2_SDA, SPI5_NSS,
|
|
FMC_SDNWE,
|
|
EVENTOUT
|
|
|
|
PH4 I2C2_SCL,
|
|
OTG_HS_ULPI_NXT,
|
|
EVENTOUT
|
|
|
|
PA4 SPI1_NSS, ADC12_IN4 /DAC_OUT1
|
|
SPI3_NSS/I2S3_WS,
|
|
USART2_CK,
|
|
OTG_HS_SOF,
|
|
DCMI_HSYNC,
|
|
LCD_VSYNC,
|
|
EVENTOUT
|
|
|
|
PA6 TIM1_BKIN, ADC12_IN6
|
|
TIM3_CH1,
|
|
TIM8_BKIN,
|
|
SPI1_MISO,
|
|
TIM13_CH1,
|
|
DCMI_PIXCLK,
|
|
LCD_G2, EVENTOUT
|
|
|
|
PA5 TIM2_CH1/TIM2_ETR, ADC12_IN5/DAC_OUT2
|
|
TIM8_CH1N,
|
|
SPI1_SCK,
|
|
OTG_HS_ULPI_CK,
|
|
EVENTOUT
|
|
|
|
PC4 ETH_MII_RXD0/ETH_ ADC12_IN14
|
|
RMII_RXD0,
|
|
EVENTOUT
|
|
|
|
PA7 TIM1_CH1N, ADC12_IN7
|
|
TIM3_CH2,
|
|
TIM8_CH1N,
|
|
SPI1_MOSI,
|
|
TIM14_CH1,
|
|
ETH_MII_RX_DV/ETH_
|
|
RMII_CRS_DV,
|
|
EVENTOUT
|
|
|
|
PA1 TIM2_CH2, TIM5_CH2, ADC123_IN1
|
|
USART2_RTS,
|
|
UART4_RX,
|
|
ETH_MII_RX_CLK/ETH
|
|
_RMII_REF_CLK,
|
|
EVENTOUT
|
|
|
|
PC3 SPI2_MOSI/I2S2_SD, ADC123_IN13
|
|
OTG_HS_ULPI_NXT,
|
|
ETH_MII_TX_CLK,
|
|
FMC_SDCKE0,
|
|
EVENTOUT
|
|
|
|
PA2 TIM2_CH3, TIM5_CH3, ADC123_IN2
|
|
TIM9_CH1,
|
|
USART2_TX,
|
|
ETH_MDIO,
|
|
EVENTOUT
|
|
|
|
PA0 TIM2_CH1/TIM2_ETR, ADC123_IN0/WKUP
|
|
|
|
TIM5_CH1, TIM8_ETR,
|
|
USART2_CTS,
|
|
UART4_TX,
|
|
ETH_MII_CRS,
|
|
EVENTOUT
|
|
|
|
PH3 ETH_MII_COL,
|
|
FMC_SDNE0, LCD_R1,
|
|
EVENTOUT
|
|
|
|
PH2 ETH_MII_CRS,
|
|
FMC_SDCKE0,
|
|
LCD_R0, EVENTOUT
|
|
|
|
PB0 TIM1_CH2N, ADC12_IN8
|
|
TIM3_CH3,
|
|
TIM8_CH2N, LCD_R3,
|
|
OTG_HS_ULPI_D1,
|
|
ETH_MII_RXD2,
|
|
EVENTOUT
|
|
|
|
PC5 ETH_MII_RXD1/ETH_ ADC12_IN15
|
|
RMII_RXD1,
|
|
EVENTOUT
|
|
|
|
PC2 SPI2_MISO, ADC123_IN12
|
|
I2S2ext_SD,
|
|
OTG_HS_ULPI_DIR,
|
|
ETH_MII_TXD2,
|
|
FMC_SDNE0,
|
|
EVENTOUT
|
|
|
|
PB1 TIM1_CH3N, ADC12_IN9
|
|
TIM3_CH4,
|
|
TIM8_CH3N, LCD_R6,
|
|
OTG_HS_ULPI_D2,
|
|
ETH_MII_RXD3,
|
|
EVENTOUT
|
|
|
|
PB11 TIM2_CH4, I2C2_SDA,
|
|
USART3_RX,
|
|
OTG_HS_ULPI_D4,
|
|
ETH_MII_TX_EN/ETH_
|
|
RMII_TX_EN, LCD_G5,
|
|
EVENTOUT
|
|
|
|
PB9 TIM2_CH3, I2C2_SCL,
|
|
SPI2_SCK/I2S2_CK,
|
|
USART3_TX,
|
|
OTG_HS_ULPI_D3,
|
|
ETH_MII_RX_ER,
|
|
LCD_G4, EVENTOUT
|
|
|
|
PD11 USART3_CTS,
|
|
FMC_A16, EVENTOUT
|
|
|
|
PB12 TIM1_BKIN,
|
|
I2C2_SMBA,
|
|
SPI2_NSS/I2S2_WS,
|
|
USART3_CK,
|
|
CAN2_RX,
|
|
OTG_HS_ULPI_D5,
|
|
ETH_MII_TXD0/ETH_R
|
|
MII_TXD0,
|
|
OTG_HS_ID,
|
|
EVENTOUT
|
|
|
|
PB13 TIM1_CH1N,
|
|
SPI2_SCK/I2S2_CK,
|
|
USART3_CTS,
|
|
CAN2_TX,
|
|
OTG_HS_ULPI_D6,
|
|
ETH_MII_TXD1/ETH_R
|
|
MII_TXD1, EVENTOUT
|
|
|
|
PG2 FMC_A12, EVENTOUT
|
|
|
|
PA8 MCO1, TIM1_CH1,
|
|
I2C3_SCL,
|
|
USART1_CK,
|
|
OTG_FS_SOF,
|
|
LCD_R6, EVENTOUT
|
|
|
|
PG6 FMC_INT2, DCMI_D12,
|
|
LCD_R7, EVENTOUT
|
|
|
|
PC6 TIM3_CH1, TIM8_CH1,
|
|
I2S2_MCK,
|
|
USART6_TX,
|
|
SDIO_D6, DCMI_D0,
|
|
LCD_HSYNC,
|
|
EVENTOUT
|
|
|
|
PC7 TIM3_CH2, TIM8_CH2,
|
|
I2S3_MCK,
|
|
USART6_RX,
|
|
SDIO_D7, DCMI_D1,
|
|
LCD_G6, EVENTOUT
|
|
|
|
PA12 TIM1_ETR,
|
|
USART1_RTS,
|
|
CAN1_TX, LCD_R5,
|
|
OTG_FS_DP,
|
|
EVENTOUT
|
|
|
|
PA11 TIM1_CH4,
|
|
USART1_CTS,
|
|
CAN1_RX, LCD_R4,
|
|
OTG_FS_DM,
|
|
EVENTOUT
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|