| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  | /***********************************************************************************************************************
 | 
					
						
							|  |  |  |  * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file | 
					
						
							|  |  |  |  * will be overwritten if the respective MCUXpresso Config Tools is used to update this file. | 
					
						
							|  |  |  |  **********************************************************************************************************************/ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * TEXT BELOW IS USED AS SETTING FOR TOOLS ************************************* | 
					
						
							|  |  |  | !!GlobalInfo | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  | product: Pins v16.0 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  | processor: MIMXRT1176xxxxx | 
					
						
							|  |  |  | package_id: MIMXRT1176DVMAA | 
					
						
							|  |  |  | mcu_data: ksdk2_0 | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  | processor_version: 16.3.0 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  | board: MIMXRT1170-EVKB | 
					
						
							|  |  |  | external_user_signals: {} | 
					
						
							|  |  |  | pin_labels: | 
					
						
							| 
									
										
										
										
											2023-11-16 21:35:12 +07:00
										 |  |  | - {pin_num: M13, pin_signal: GPIO_AD_04, label: 'SIM1_PD/J44[C8]/USER_LED_CTL1/J9[8]/J25[7]', identifier: SIM1_PD;LED;USER_LED} | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |  * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS *********** | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "fsl_common.h"
 | 
					
						
							|  |  |  | #include "fsl_iomuxc.h"
 | 
					
						
							| 
									
										
										
										
											2023-11-16 21:35:12 +07:00
										 |  |  | #include "fsl_gpio.h"
 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  | #include "pin_mux.h"
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /* FUNCTION ************************************************************************************************************
 | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Function Name : BOARD_InitBootPins | 
					
						
							|  |  |  |  * Description   : Calls initialization functions. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * END ****************************************************************************************************************/ | 
					
						
							|  |  |  | void BOARD_InitBootPins(void) { | 
					
						
							|  |  |  |     BOARD_InitPins(); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * TEXT BELOW IS USED AS SETTING FOR TOOLS ************************************* | 
					
						
							|  |  |  | BOARD_InitPins: | 
					
						
							|  |  |  | - options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'} | 
					
						
							|  |  |  | - pin_list: | 
					
						
							|  |  |  |   - {pin_num: M15, peripheral: LPUART1, signal: RXD, pin_signal: GPIO_AD_25, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper, | 
					
						
							|  |  |  |     open_drain: Disable, drive_strength: High, slew_rate: Slow} | 
					
						
							|  |  |  |   - {pin_num: L13, peripheral: LPUART1, signal: TXD, pin_signal: GPIO_AD_24, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper, | 
					
						
							|  |  |  |     open_drain: Disable, drive_strength: High, slew_rate: Slow} | 
					
						
							| 
									
										
										
										
											2023-11-16 21:35:12 +07:00
										 |  |  |   - {pin_num: M13, peripheral: GPIO9, signal: 'gpio_io, 03', pin_signal: GPIO_AD_04, identifier: USER_LED, direction: OUTPUT, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper} | 
					
						
							|  |  |  |   - {pin_num: T8, peripheral: GPIO13, signal: 'gpio_io, 00', pin_signal: WAKEUP, direction: INPUT, pull_up_down_config: Pull_Up} | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |  * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS *********** | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /* FUNCTION ************************************************************************************************************
 | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core. | 
					
						
							|  |  |  |  * Description   : Configures pin routing and optionally pin electrical features. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * END ****************************************************************************************************************/ | 
					
						
							|  |  |  | void BOARD_InitPins(void) { | 
					
						
							|  |  |  |   CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */ | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2023-11-16 21:35:12 +07:00
										 |  |  |   /* GPIO configuration of USER_LED on GPIO_AD_04 (pin M13) */ | 
					
						
							|  |  |  |   gpio_pin_config_t USER_LED_config = { | 
					
						
							|  |  |  |       .direction = kGPIO_DigitalOutput, | 
					
						
							|  |  |  |       .outputLogic = 0U, | 
					
						
							|  |  |  |       .interruptMode = kGPIO_NoIntmode | 
					
						
							|  |  |  |   }; | 
					
						
							|  |  |  |   /* Initialize GPIO functionality on GPIO_AD_04 (pin M13) */ | 
					
						
							|  |  |  |   GPIO_PinInit(GPIO9, 3U, &USER_LED_config); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   /* GPIO configuration of USER_BUTTON on WAKEUP_DIG (pin T8) */ | 
					
						
							|  |  |  |   gpio_pin_config_t USER_BUTTON_config = { | 
					
						
							|  |  |  |       .direction = kGPIO_DigitalInput, | 
					
						
							|  |  |  |       .outputLogic = 0U, | 
					
						
							|  |  |  |       .interruptMode = kGPIO_NoIntmode | 
					
						
							|  |  |  |   }; | 
					
						
							|  |  |  |   /* Initialize GPIO functionality on WAKEUP_DIG (pin T8) */ | 
					
						
							|  |  |  |   GPIO_PinInit(GPIO13, 0U, &USER_BUTTON_config); | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |   IOMUXC_SetPinMux( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 is configured as GPIO9_IO03 */ | 
					
						
							|  |  |  |       0U);                                    /* Software Input On Field: Input Path is determined by functionality */ | 
					
						
							|  |  |  |   IOMUXC_SetPinMux( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 is configured as LPUART1_TXD */ | 
					
						
							|  |  |  |       0U);                                    /* Software Input On Field: Input Path is determined by functionality */ | 
					
						
							|  |  |  |   IOMUXC_SetPinMux( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 is configured as LPUART1_RXD */ | 
					
						
							|  |  |  |       0U);                                    /* Software Input On Field: Input Path is determined by functionality */ | 
					
						
							|  |  |  |   IOMUXC_SetPinMux( | 
					
						
							|  |  |  |       IOMUXC_WAKEUP_DIG_GPIO13_IO00,          /* WAKEUP_DIG is configured as GPIO13_IO00 */ | 
					
						
							|  |  |  |       0U);                                    /* Software Input On Field: Input Path is determined by functionality */ | 
					
						
							|  |  |  |   IOMUXC_SetPinConfig( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 PAD functional properties : */ | 
					
						
							| 
									
										
										
										
											2023-11-16 21:35:12 +07:00
										 |  |  |       0x02U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |                                                  Drive Strength Field: high drive strength | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  |                                                  Pull / Keep Select Field: Pull Disable | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |                                                  Pull Up / Down Config. Field: Weak pull down | 
					
						
							|  |  |  |                                                  Open Drain Field: Disabled | 
					
						
							|  |  |  |                                                  Domain write protection: Both cores are allowed | 
					
						
							|  |  |  |                                                  Domain write protection lock: Neither of DWP bits is locked */ | 
					
						
							|  |  |  |   IOMUXC_SetPinConfig( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 PAD functional properties : */ | 
					
						
							|  |  |  |       0x02U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
					
						
							|  |  |  |                                                  Drive Strength Field: high drive strength | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  |                                                  Pull / Keep Select Field: Pull Disable | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |                                                  Pull Up / Down Config. Field: Weak pull down | 
					
						
							|  |  |  |                                                  Open Drain Field: Disabled | 
					
						
							|  |  |  |                                                  Domain write protection: Both cores are allowed | 
					
						
							|  |  |  |                                                  Domain write protection lock: Neither of DWP bits is locked */ | 
					
						
							|  |  |  |   IOMUXC_SetPinConfig( | 
					
						
							|  |  |  |       IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 PAD functional properties : */ | 
					
						
							|  |  |  |       0x02U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
					
						
							|  |  |  |                                                  Drive Strength Field: high drive strength | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  |                                                  Pull / Keep Select Field: Pull Disable | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |                                                  Pull Up / Down Config. Field: Weak pull down | 
					
						
							|  |  |  |                                                  Open Drain Field: Disabled | 
					
						
							|  |  |  |                                                  Domain write protection: Both cores are allowed | 
					
						
							|  |  |  |                                                  Domain write protection lock: Neither of DWP bits is locked */ | 
					
						
							|  |  |  |   IOMUXC_SetPinConfig( | 
					
						
							|  |  |  |       IOMUXC_WAKEUP_DIG_GPIO13_IO00,          /* WAKEUP_DIG PAD functional properties : */ | 
					
						
							| 
									
										
										
										
											2024-12-17 20:53:50 +07:00
										 |  |  |       0x0EU);                                 /* Pull / Keep Select Field: Pull Enable
 | 
					
						
							| 
									
										
										
										
											2023-11-16 15:38:55 +07:00
										 |  |  |                                                  Pull Up / Down Config. Field: Weak pull up | 
					
						
							|  |  |  |                                                  Open Drain SNVS Field: Disabled | 
					
						
							|  |  |  |                                                  Domain write protection: Both cores are allowed | 
					
						
							|  |  |  |                                                  Domain write protection lock: Neither of DWP bits is locked */ | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | /***********************************************************************************************************************
 | 
					
						
							|  |  |  |  * EOF | 
					
						
							|  |  |  |  **********************************************************************************************************************/ |