| 
									
										
										
										
											2024-10-08 12:36:45 +07:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  * The MIT License (MIT) | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Copyright (c) 2021, Ha Thach (tinyusb.org) | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Permission is hereby granted, free of charge, to any person obtaining a copy | 
					
						
							|  |  |  |  * of this software and associated documentation files (the "Software"), to deal | 
					
						
							|  |  |  |  * in the Software without restriction, including without limitation the rights | 
					
						
							|  |  |  |  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | 
					
						
							|  |  |  |  * copies of the Software, and to permit persons to whom the Software is | 
					
						
							|  |  |  |  * furnished to do so, subject to the following conditions: | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * The above copyright notice and this permission notice shall be included in | 
					
						
							|  |  |  |  * all copies or substantial portions of the Software. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | 
					
						
							|  |  |  |  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | 
					
						
							|  |  |  |  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE | 
					
						
							|  |  |  |  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | 
					
						
							|  |  |  |  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | 
					
						
							|  |  |  |  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | 
					
						
							|  |  |  |  * THE SOFTWARE. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This file is part of the TinyUSB stack. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifndef BOARD_H_
 | 
					
						
							|  |  |  | #define BOARD_H_
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifdef __cplusplus
 | 
					
						
							|  |  |  |  extern "C" { | 
					
						
							|  |  |  | #endif
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define LED_PORT              GPIOE
 | 
					
						
							|  |  |  | #define LED_PIN               GPIO_PIN_3
 | 
					
						
							|  |  |  | #define LED_STATE_ON          1
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // Blue push-button
 | 
					
						
							|  |  |  | #define BUTTON_PORT           GPIOC
 | 
					
						
							|  |  |  | #define BUTTON_PIN            GPIO_PIN_13
 | 
					
						
							|  |  |  | #define BUTTON_STATE_ACTIVE   1
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // UART
 | 
					
						
							|  |  |  | //#define UART_DEV              USART3
 | 
					
						
							|  |  |  | //#define UART_CLK_EN           __HAL_RCC_USART3_CLK_ENABLE
 | 
					
						
							|  |  |  | //#define UART_GPIO_PORT        GPIOB
 | 
					
						
							|  |  |  | //#define UART_GPIO_AF          GPIO_AF7_USART3
 | 
					
						
							|  |  |  | //#define UART_TX_PIN           GPIO_PIN_10
 | 
					
						
							|  |  |  | //#define UART_RX_PIN           GPIO_PIN_11
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | // VBUS Sense detection
 | 
					
						
							|  |  |  | #define OTG_FS_VBUS_SENSE     1
 | 
					
						
							|  |  |  | #define OTG_HS_VBUS_SENSE     0
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // RCC Clock
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | static inline void SystemClock_Config(void) { | 
					
						
							|  |  |  |   RCC_OscInitTypeDef RCC_OscInitStruct = {0}; | 
					
						
							|  |  |  |   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0}; | 
					
						
							|  |  |  |   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Supply configuration update enable
 | 
					
						
							|  |  |  |   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Configure the main internal regulator output voltage
 | 
					
						
							|  |  |  |   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2); | 
					
						
							|  |  |  |   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {} | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Configure the PLL clock source
 | 
					
						
							|  |  |  |   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Initializes the CPU, AHB and APB busses clocks
 | 
					
						
							|  |  |  |   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE; | 
					
						
							|  |  |  |   RCC_OscInitStruct.HSEState = RCC_HSE_ON; | 
					
						
							|  |  |  |   RCC_OscInitStruct.LSIState = RCC_LSI_ON; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLM = 5; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLN = 96; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLP = 2; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLQ = 2; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLR = 2; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE; | 
					
						
							|  |  |  |   RCC_OscInitStruct.PLL.PLLFRACN = 0; | 
					
						
							|  |  |  |   HAL_RCC_OscConfig(&RCC_OscInitStruct); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Initializes the CPU, AHB and APB busses clocks
 | 
					
						
							|  |  |  |   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK | 
					
						
							|  |  |  |                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2 | 
					
						
							|  |  |  |                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1; | 
					
						
							|  |  |  |   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1; | 
					
						
							|  |  |  |   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SPI4 | 
					
						
							|  |  |  |                               |RCC_PERIPHCLK_SPI1|RCC_PERIPHCLK_USB | 
					
						
							|  |  |  |                               |RCC_PERIPHCLK_QSPI; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3M = 10; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3N = 96; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3P = 5; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3Q = 5; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3R = 2; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE; | 
					
						
							|  |  |  |   PeriphClkInitStruct.PLL3.PLL3FRACN = 0; | 
					
						
							|  |  |  |   PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK; | 
					
						
							|  |  |  |   PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL; | 
					
						
							|  |  |  |   PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1; | 
					
						
							|  |  |  |   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3; | 
					
						
							|  |  |  |   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI; | 
					
						
							|  |  |  |   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   // Enable USB Voltage detector
 | 
					
						
							|  |  |  |   HAL_PWREx_EnableUSBVoltageDetector(); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2024-10-18 18:33:50 +07:00
										 |  |  | static inline void board_init2(void) { | 
					
						
							| 
									
										
										
										
											2024-10-08 12:36:45 +07:00
										 |  |  |   // For this board does nothing
 | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifdef __cplusplus
 | 
					
						
							|  |  |  |  } | 
					
						
							|  |  |  | #endif
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif
 |