144 lines
8.3 KiB
C
144 lines
8.3 KiB
C
|
/*
|
||
|
|
* Copyright 2022 NXP
|
||
|
|
* All rights reserved.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
||
|
|
*/
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
|
||
|
|
* will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
|
||
|
|
**********************************************************************************************************************/
|
||
|
|
|
||
|
|
/* clang-format off */
|
||
|
|
/*
|
||
|
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
||
|
|
!!GlobalInfo
|
||
|
|
product: Pins v12.0
|
||
|
|
processor: MCXN947
|
||
|
|
package_id: MCXN947VDF
|
||
|
|
mcu_data: ksdk2_0
|
||
|
|
processor_version: 0.12.3
|
||
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
||
|
|
*/
|
||
|
|
/* clang-format on */
|
||
|
|
|
||
|
|
#include "fsl_common.h"
|
||
|
|
#include "fsl_port.h"
|
||
|
|
#include "pin_mux.h"
|
||
|
|
|
||
|
|
/* FUNCTION ************************************************************************************************************
|
||
|
|
*
|
||
|
|
* Function Name : BOARD_InitBootPins
|
||
|
|
* Description : Calls initialization functions.
|
||
|
|
*
|
||
|
|
* END ****************************************************************************************************************/
|
||
|
|
void BOARD_InitBootPins(void)
|
||
|
|
{
|
||
|
|
BOARD_InitPins();
|
||
|
|
}
|
||
|
|
|
||
|
|
/* clang-format off */
|
||
|
|
/*
|
||
|
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
||
|
|
BOARD_InitPins:
|
||
|
|
- options: {callFromInitBoot: 'true', coreID: cm33_core0, enableClock: 'true'}
|
||
|
|
- pin_list:
|
||
|
|
- {pin_num: A1, peripheral: LPFlexcomm4, signal: LPFLEXCOMM_P0, pin_signal: PIO1_8/WUU0_IN10/LPTMR1_ALT3/TRACE_DATA0/FC4_P0/FC5_P4/CT_INP8/SCT0_OUT2/FLEXIO0_D16/PLU_OUT0/ENET0_TXD2/I3C1_SDA/TSI0_CH17/ADC1_A8,
|
||
|
|
slew_rate: fast, open_drain: disable, drive_strength: low, pull_select: down, pull_enable: disable, passive_filter: disable, pull_value: low, input_buffer: enable,
|
||
|
|
invert_input: normal}
|
||
|
|
- {pin_num: B1, peripheral: LPFlexcomm4, signal: LPFLEXCOMM_P1, pin_signal: PIO1_9/TRACE_DATA1/FC4_P1/FC5_P5/CT_INP9/SCT0_OUT3/FLEXIO0_D17/PLU_OUT1/ENET0_TXD3/I3C1_SCL/TSI0_CH18/ADC1_A9,
|
||
|
|
slew_rate: fast, open_drain: disable, drive_strength: low, pull_select: down, pull_enable: disable, passive_filter: disable, input_buffer: enable, invert_input: normal}
|
||
|
|
- {pin_num: B7, peripheral: GPIO0, signal: 'GPIO, 23', pin_signal: PIO0_23/WUU0_IN5/EWM0_OUT_b/FC1_P3/CT_INP3/FLEXIO0_D7/ADC0_A15/CMP2_IN2, direction: INPUT, slew_rate: fast,
|
||
|
|
open_drain: disable, drive_strength: low, pull_select: down, pull_enable: disable, input_buffer: enable, invert_input: normal}
|
||
|
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
||
|
|
*/
|
||
|
|
/* clang-format on */
|
||
|
|
|
||
|
|
/* FUNCTION ************************************************************************************************************
|
||
|
|
*
|
||
|
|
* Function Name : BOARD_InitPins
|
||
|
|
* Description : Configures pin routing and optionally pin electrical features.
|
||
|
|
*
|
||
|
|
* END ****************************************************************************************************************/
|
||
|
|
void BOARD_InitPins(void)
|
||
|
|
{
|
||
|
|
/* Enables the clock for PORT0: Enables clock */
|
||
|
|
CLOCK_EnableClock(kCLOCK_Port0);
|
||
|
|
|
||
|
|
/* Enables the clock for PORT1: Enables clock */
|
||
|
|
CLOCK_EnableClock(kCLOCK_Port1);
|
||
|
|
|
||
|
|
|
||
|
|
const port_pin_config_t port1_8_pinA1_config = {/* Internal pull-up/down resistor is disabled */
|
||
|
|
kPORT_PullDisable,
|
||
|
|
/* Low internal pull resistor value is selected. */
|
||
|
|
kPORT_LowPullResistor,
|
||
|
|
/* Fast slew rate is configured */
|
||
|
|
kPORT_FastSlewRate,
|
||
|
|
/* Passive input filter is disabled */
|
||
|
|
kPORT_PassiveFilterDisable,
|
||
|
|
/* Open drain output is disabled */
|
||
|
|
kPORT_OpenDrainDisable,
|
||
|
|
/* Low drive strength is configured */
|
||
|
|
kPORT_LowDriveStrength,
|
||
|
|
/* Pin is configured as FC4_P0 */
|
||
|
|
kPORT_MuxAlt2,
|
||
|
|
/* Digital input enabled */
|
||
|
|
kPORT_InputBufferEnable,
|
||
|
|
/* Digital input is not inverted */
|
||
|
|
kPORT_InputNormal,
|
||
|
|
/* Pin Control Register fields [15:0] are not locked */
|
||
|
|
kPORT_UnlockRegister};
|
||
|
|
/* PORT1_8 (pin A1) is configured as FC4_P0 */
|
||
|
|
PORT_SetPinConfig(PORT1, 8U, &port1_8_pinA1_config);
|
||
|
|
|
||
|
|
const port_pin_config_t port1_9_pinB1_config = {/* Internal pull-up/down resistor is disabled */
|
||
|
|
kPORT_PullDisable,
|
||
|
|
/* Low internal pull resistor value is selected. */
|
||
|
|
kPORT_LowPullResistor,
|
||
|
|
/* Fast slew rate is configured */
|
||
|
|
kPORT_FastSlewRate,
|
||
|
|
/* Passive input filter is disabled */
|
||
|
|
kPORT_PassiveFilterDisable,
|
||
|
|
/* Open drain output is disabled */
|
||
|
|
kPORT_OpenDrainDisable,
|
||
|
|
/* Low drive strength is configured */
|
||
|
|
kPORT_LowDriveStrength,
|
||
|
|
/* Pin is configured as FC4_P1 */
|
||
|
|
kPORT_MuxAlt2,
|
||
|
|
/* Digital input enabled */
|
||
|
|
kPORT_InputBufferEnable,
|
||
|
|
/* Digital input is not inverted */
|
||
|
|
kPORT_InputNormal,
|
||
|
|
/* Pin Control Register fields [15:0] are not locked */
|
||
|
|
kPORT_UnlockRegister};
|
||
|
|
/* PORT1_9 (pin B1) is configured as FC4_P1 */
|
||
|
|
PORT_SetPinConfig(PORT1, 9U, &port1_9_pinB1_config);
|
||
|
|
|
||
|
|
const port_pin_config_t SW2 = {/* Internal pull-up/down resistor is disabled */
|
||
|
|
kPORT_PullDisable,
|
||
|
|
/* Low internal pull resistor value is selected. */
|
||
|
|
kPORT_LowPullResistor,
|
||
|
|
/* Fast slew rate is configured */
|
||
|
|
kPORT_FastSlewRate,
|
||
|
|
/* Passive input filter is disabled */
|
||
|
|
kPORT_PassiveFilterDisable,
|
||
|
|
/* Open drain output is disabled */
|
||
|
|
kPORT_OpenDrainDisable,
|
||
|
|
/* Low drive strength is configured */
|
||
|
|
kPORT_LowDriveStrength,
|
||
|
|
/* Pin is configured as PIO0_23 */
|
||
|
|
kPORT_MuxAlt0,
|
||
|
|
/* Digital input enabled */
|
||
|
|
kPORT_InputBufferEnable,
|
||
|
|
/* Digital input is not inverted */
|
||
|
|
kPORT_InputNormal,
|
||
|
|
/* Pin Control Register fields [15:0] are not locked */
|
||
|
|
kPORT_UnlockRegister};
|
||
|
|
/* PORT0_23 (pin B7) is configured as PIO0_23 */
|
||
|
|
PORT_SetPinConfig(PORT0, 23U, &SW2);
|
||
|
|
}
|
||
|
|
/***********************************************************************************************************************
|
||
|
|
* EOF
|
||
|
|
**********************************************************************************************************************/
|