97 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
		
		
			
		
	
	
			97 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
|   | /* 
 | ||
|  |  * The MIT License (MIT) | ||
|  |  * | ||
|  |  * Copyright (c) 2021, Ha Thach (tinyusb.org) | ||
|  |  * | ||
|  |  * Permission is hereby granted, free of charge, to any person obtaining a copy | ||
|  |  * of this software and associated documentation files (the "Software"), to deal | ||
|  |  * in the Software without restriction, including without limitation the rights | ||
|  |  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | ||
|  |  * copies of the Software, and to permit persons to whom the Software is | ||
|  |  * furnished to do so, subject to the following conditions: | ||
|  |  * | ||
|  |  * The above copyright notice and this permission notice shall be included in | ||
|  |  * all copies or substantial portions of the Software. | ||
|  |  * | ||
|  |  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | ||
|  |  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | ||
|  |  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE | ||
|  |  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | ||
|  |  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | ||
|  |  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | ||
|  |  * THE SOFTWARE. | ||
|  |  * | ||
|  |  * This file is part of the TinyUSB stack. | ||
|  |  */ | ||
|  | 
 | ||
|  | #ifndef BOARD_H_
 | ||
|  | #define BOARD_H_
 | ||
|  | 
 | ||
|  | #ifdef __cplusplus
 | ||
|  |  extern "C" { | ||
|  | #endif
 | ||
|  | 
 | ||
|  | #define LED_PORT              GPIOB
 | ||
|  | #define LED_PIN               GPIO_PIN_14
 | ||
|  | #define LED_STATE_ON          1
 | ||
|  | 
 | ||
|  | #define BUTTON_PORT           GPIOC
 | ||
|  | #define BUTTON_PIN            GPIO_PIN_13
 | ||
|  | #define BUTTON_STATE_ACTIVE   1
 | ||
|  | 
 | ||
|  | #define UART_DEV              USART3
 | ||
|  | #define UART_CLK_EN           __HAL_RCC_USART3_CLK_ENABLE
 | ||
|  | #define UART_GPIO_AF          GPIO_AF7_USART3
 | ||
|  | 
 | ||
|  | #define UART_TX_PORT          GPIOD
 | ||
|  | #define UART_TX_PIN           GPIO_PIN_8
 | ||
|  | #define UART_RX_PORT          GPIOD
 | ||
|  | #define UART_RX_PIN           GPIO_PIN_9
 | ||
|  | 
 | ||
|  | // VBUS Sense detection
 | ||
|  | #define OTG_FS_VBUS_SENSE     1
 | ||
|  | #define OTG_HS_VBUS_SENSE     0
 | ||
|  | 
 | ||
|  | static inline void board_clock_init(void) | ||
|  | { | ||
|  |   RCC_ClkInitTypeDef RCC_ClkInitStruct; | ||
|  |   RCC_OscInitTypeDef RCC_OscInitStruct; | ||
|  | 
 | ||
|  |   /* Enable Power Control clock */ | ||
|  |   __HAL_RCC_PWR_CLK_ENABLE(); | ||
|  | 
 | ||
|  |   /* The voltage scaling allows optimizing the power consumption when the device is
 | ||
|  |      clocked below the maximum system frequency, to update the voltage scaling value | ||
|  |      regarding system frequency refer to product datasheet.  */ | ||
|  |   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); | ||
|  | 
 | ||
|  |   /* Enable HSE Oscillator and activate PLL with HSE as source */ | ||
|  |   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; | ||
|  |   RCC_OscInitStruct.HSEState = RCC_HSE_ON; | ||
|  |   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON; | ||
|  |   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE; | ||
|  |   RCC_OscInitStruct.PLL.PLLM = HSE_VALUE/1000000; | ||
|  |   RCC_OscInitStruct.PLL.PLLN = 432; | ||
|  |   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2; | ||
|  |   RCC_OscInitStruct.PLL.PLLQ = 9; | ||
|  |   HAL_RCC_OscConfig(&RCC_OscInitStruct); | ||
|  | 
 | ||
|  |   /* Activate the OverDrive to reach the 216 MHz Frequency */ | ||
|  |   HAL_PWREx_EnableOverDrive(); | ||
|  | 
 | ||
|  |   /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */ | ||
|  |   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2); | ||
|  |   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; | ||
|  |   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; | ||
|  |   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4; | ||
|  |   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2; | ||
|  | 
 | ||
|  |   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7); | ||
|  | } | ||
|  | 
 | ||
|  | #ifdef __cplusplus
 | ||
|  |  } | ||
|  | #endif
 | ||
|  | 
 | ||
|  | #endif /* BOARD_H_ */
 |