| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  * test_ehci_pipe.c | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  *  Created on: Feb 27, 2013 | 
					
						
							|  |  |  |  *      Author: hathach | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * Software License Agreement (BSD License) | 
					
						
							|  |  |  |  * Copyright (c) 2012, hathach (tinyusb.net) | 
					
						
							|  |  |  |  * All rights reserved. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Redistribution and use in source and binary forms, with or without modification, | 
					
						
							|  |  |  |  * are permitted provided that the following conditions are met: | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * 1. Redistributions of source code must retain the above copyright notice, | 
					
						
							|  |  |  |  *    this list of conditions and the following disclaimer. | 
					
						
							|  |  |  |  * 2. Redistributions in binary form must reproduce the above copyright notice, | 
					
						
							|  |  |  |  *    this list of conditions and the following disclaimer in the documentation | 
					
						
							|  |  |  |  *    and/or other materials provided with the distribution. | 
					
						
							|  |  |  |  * 3. The name of the author may not be used to endorse or promote products | 
					
						
							|  |  |  |  *    derived from this software without specific prior written permission. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED | 
					
						
							|  |  |  |  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF | 
					
						
							|  |  |  |  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT | 
					
						
							|  |  |  |  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, | 
					
						
							|  |  |  |  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT | 
					
						
							|  |  |  |  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS | 
					
						
							|  |  |  |  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN | 
					
						
							|  |  |  |  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING | 
					
						
							|  |  |  |  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY | 
					
						
							|  |  |  |  * OF SUCH DAMAGE. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This file is part of the tiny usb stack. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "unity.h"
 | 
					
						
							|  |  |  | #include "tusb_option.h"
 | 
					
						
							|  |  |  | #include "errors.h"
 | 
					
						
							|  |  |  | #include "binary.h"
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include "hal.h"
 | 
					
						
							|  |  |  | #include "mock_osal.h"
 | 
					
						
							|  |  |  | #include "hcd.h"
 | 
					
						
							|  |  |  | #include "usbh_hcd.h"
 | 
					
						
							|  |  |  | #include "ehci.h"
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  | #include "test_ehci.h"
 | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  | extern ehci_data_t ehci_data; | 
					
						
							|  |  |  | usbh_device_info_t usbh_device_info_pool[TUSB_CFG_HOST_DEVICE_MAX+1]; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | LPC_USB0_Type lpc_usb0; | 
					
						
							|  |  |  | LPC_USB1_Type lpc_usb1; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | uint8_t const control_max_packet_size = 64; | 
					
						
							| 
									
										
										
										
											2013-03-06 14:25:26 +07:00
										 |  |  | uint8_t const hub_addr = 2; | 
					
						
							|  |  |  | uint8_t const hub_port = 2; | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  | uint8_t dev_addr; | 
					
						
							|  |  |  | uint8_t hostid; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | ehci_qhd_t *async_head; | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | ehci_qhd_t *period_head; | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // Setup/Teardown + helper declare
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | void setUp(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |   memclr_(&lpc_usb0, sizeof(LPC_USB0_Type)); | 
					
						
							|  |  |  |   memclr_(&lpc_usb1, sizeof(LPC_USB1_Type)); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   memclr_(usbh_device_info_pool, sizeof(usbh_device_info_t)*(TUSB_CFG_HOST_DEVICE_MAX+1)); | 
					
						
							| 
									
										
										
										
											2013-03-06 00:29:10 +07:00
										 |  |  |   memclr_(&ehci_data, sizeof(ehci_data_t)); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   hcd_init(); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   dev_addr = 1; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   hostid = RANDOM(CONTROLLER_HOST_NUMBER) + TEST_CONTROLLER_HOST_START_INDEX; | 
					
						
							|  |  |  |   for (uint8_t i=0; i<TUSB_CFG_HOST_DEVICE_MAX; i++) | 
					
						
							|  |  |  |   { | 
					
						
							|  |  |  |     usbh_device_info_pool[i].core_id  = hostid; | 
					
						
							|  |  |  |     usbh_device_info_pool[i].hub_addr = hub_addr; | 
					
						
							|  |  |  |     usbh_device_info_pool[i].hub_port = hub_port; | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |     usbh_device_info_pool[i].speed    = TUSB_SPEED_HIGH; | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   async_head =  get_async_head( hostid ); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |   period_head = get_period_head( hostid ); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void tearDown(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  | void verify_open_qhd(ehci_qhd_t *p_qhd, uint8_t endpoint_addr, uint16_t max_packet_size) | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | { | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(dev_addr, p_qhd->device_address); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->inactive_next_xact); | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(endpoint_addr & 0x0F, p_qhd->endpoint_number); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(usbh_device_info_pool[dev_addr].speed, p_qhd->endpoint_speed); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(max_packet_size, p_qhd->max_package_size); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->nak_count_reload); // TDD NAK Reload disable
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(hub_addr, p_qhd->hub_address); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(hub_port, p_qhd->hub_port); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(1, p_qhd->mult); // TDD operation model for mult
 | 
					
						
							| 
									
										
										
										
											2013-03-06 11:24:20 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->qtd_overlay.halted); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  |   TEST_ASSERT(p_qhd->qtd_overlay.next.terminate); | 
					
						
							|  |  |  |   TEST_ASSERT(p_qhd->qtd_overlay.alternate.terminate); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   //------------- HCD -------------//
 | 
					
						
							|  |  |  |   TEST_ASSERT(p_qhd->used); | 
					
						
							| 
									
										
										
										
											2013-03-07 19:54:00 +07:00
										 |  |  |   TEST_ASSERT_NULL(p_qhd->p_qtd_list_head); | 
					
						
							| 
									
										
										
										
											2013-03-09 13:11:02 +07:00
										 |  |  |   TEST_ASSERT_NULL(p_qhd->p_qtd_list_tail); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // CONTROL PIPE
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | void verify_control_open_qhd(ehci_qhd_t *p_qhd) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   verify_open_qhd(p_qhd, 0, control_max_packet_size); | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->class_code); | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(1, p_qhd->data_toggle_control); | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->interrupt_smask); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->non_hs_interrupt_cmask); | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | void test_control_open_addr0_qhd_data(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |   dev_addr = 0; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   ehci_qhd_t * const p_qhd = async_head; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //------------- Code Under Test -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   hcd_pipe_control_open(dev_addr, control_max_packet_size); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   verify_control_open_qhd(p_qhd); | 
					
						
							|  |  |  |   TEST_ASSERT(p_qhd->head_list_flag); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_control_open_qhd_data(void) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   ehci_qhd_t * const p_qhd = &ehci_data.device[dev_addr].control.qhd; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   hcd_pipe_control_open(dev_addr, control_max_packet_size); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   verify_control_open_qhd(p_qhd); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->head_list_flag); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   //------------- async list check -------------//
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL_HEX((uint32_t) p_qhd, align32(async_head->next.address)); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(async_head->next.terminate); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(EHCI_QUEUE_ELEMENT_QHD, async_head->next.type); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_control_open_highspeed(void) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   ehci_qhd_t * const p_qhd = &ehci_data.device[dev_addr].control.qhd; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   usbh_device_info_pool[dev_addr].speed   = TUSB_SPEED_HIGH; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   hcd_pipe_control_open(dev_addr, control_max_packet_size); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   TEST_ASSERT_FALSE(p_qhd->non_hs_control_endpoint); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_control_open_non_highspeed(void) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   ehci_qhd_t * const p_qhd = &ehci_data.device[dev_addr].control.qhd; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   usbh_device_info_pool[dev_addr].speed   = TUSB_SPEED_FULL; | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   hcd_pipe_control_open(dev_addr, control_max_packet_size); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  |   TEST_ASSERT_TRUE(p_qhd->non_hs_control_endpoint); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 15:23:12 +07:00
										 |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // BULK PIPE
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | tusb_descriptor_endpoint_t const desc_ept_bulk_in = | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |     .bLength          = sizeof(tusb_descriptor_endpoint_t), | 
					
						
							|  |  |  |     .bDescriptorType  = TUSB_DESC_ENDPOINT, | 
					
						
							|  |  |  |     .bEndpointAddress = 0x81, | 
					
						
							|  |  |  |     .bmAttributes     = { .xfer = TUSB_XFER_BULK }, | 
					
						
							|  |  |  |     .wMaxPacketSize   = 512, | 
					
						
							|  |  |  |     .bInterval        = 0 | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  | void verify_bulk_open_qhd(ehci_qhd_t *p_qhd, tusb_descriptor_endpoint_t const * desc_endpoint, uint8_t class_code) | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   verify_open_qhd(p_qhd, desc_endpoint->bEndpointAddress, desc_endpoint->wMaxPacketSize); | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->head_list_flag); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->data_toggle_control); | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->interrupt_smask); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->non_hs_interrupt_cmask); | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  |   TEST_ASSERT_FALSE(p_qhd->non_hs_control_endpoint); | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //  TEST_ASSERT_EQUAL(desc_endpoint->bInterval); TDD highspeed bulk/control OUT
 | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(desc_endpoint->bEndpointAddress & 0x80 ? EHCI_PID_IN : EHCI_PID_OUT, p_qhd->pid_non_control); | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(class_code, p_qhd->class_code); | 
					
						
							| 
									
										
										
										
											2013-03-06 01:46:01 +07:00
										 |  |  |   //------------- async list check -------------//
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL_HEX((uint32_t) p_qhd, align32(async_head->next.address)); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(async_head->next.terminate); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(EHCI_QUEUE_ELEMENT_QHD, async_head->next.type); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 00:29:10 +07:00
										 |  |  | void test_open_bulk_qhd_data(void) | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   ehci_qhd_t *p_qhd; | 
					
						
							|  |  |  |   pipe_handle_t pipe_hdl; | 
					
						
							| 
									
										
										
										
											2013-03-06 00:29:10 +07:00
										 |  |  |   tusb_descriptor_endpoint_t const * desc_endpoint = &desc_ept_bulk_in; | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 14:55:02 +07:00
										 |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   pipe_hdl = hcd_pipe_open(dev_addr, desc_endpoint, TUSB_CLASS_MSC); | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(dev_addr, pipe_hdl.dev_addr); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(TUSB_XFER_BULK, pipe_hdl.xfer_type); | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  |   p_qhd = &ehci_data.device[ pipe_hdl.dev_addr ].qhd[ pipe_hdl.index ]; | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   verify_bulk_open_qhd(p_qhd, desc_endpoint, TUSB_CLASS_MSC); | 
					
						
							| 
									
										
										
										
											2013-03-05 23:08:00 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   //------------- async list check -------------//
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL_HEX((uint32_t) p_qhd, align32(async_head->next.address)); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(async_head->next.terminate); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(EHCI_QUEUE_ELEMENT_QHD, async_head->next.type); | 
					
						
							| 
									
										
										
										
											2013-03-05 14:26:36 +07:00
										 |  |  | } | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // INTERRUPT PIPE
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | tusb_descriptor_endpoint_t const desc_ept_interrupt_out = | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |     .bLength          = sizeof(tusb_descriptor_endpoint_t), | 
					
						
							|  |  |  |     .bDescriptorType  = TUSB_DESC_ENDPOINT, | 
					
						
							|  |  |  |     .bEndpointAddress = 0x02, | 
					
						
							|  |  |  |     .bmAttributes     = { .xfer = TUSB_XFER_INTERRUPT }, | 
					
						
							|  |  |  |     .wMaxPacketSize   = 16, | 
					
						
							|  |  |  |     .bInterval        = 1 | 
					
						
							|  |  |  | }; | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  | void verify_int_qhd(ehci_qhd_t *p_qhd, tusb_descriptor_endpoint_t const * desc_endpoint, uint8_t class_code) | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | { | 
					
						
							|  |  |  |   verify_open_qhd(p_qhd, desc_endpoint->bEndpointAddress, desc_endpoint->wMaxPacketSize); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->head_list_flag); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(0, p_qhd->data_toggle_control); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(p_qhd->non_hs_control_endpoint); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   //  TEST_ASSERT_EQUAL(desc_endpoint->bInterval); TDD highspeed bulk/control OUT
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(desc_endpoint->bEndpointAddress & 0x80 ? EHCI_PID_IN : EHCI_PID_OUT, p_qhd->pid_non_control); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   //------------- period list check -------------//
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL_HEX((uint32_t) p_qhd, align32(period_head->next.address)); | 
					
						
							|  |  |  |   TEST_ASSERT_FALSE(period_head->next.terminate); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(EHCI_QUEUE_ELEMENT_QHD, period_head->next.type); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_open_interrupt_qhd_hs(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |   ehci_qhd_t *p_qhd; | 
					
						
							|  |  |  |   pipe_handle_t pipe_hdl; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   pipe_hdl = hcd_pipe_open(dev_addr, &desc_ept_interrupt_out, TUSB_CLASS_HID); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(dev_addr, pipe_hdl.dev_addr); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(TUSB_XFER_INTERRUPT, pipe_hdl.xfer_type); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   p_qhd = &ehci_data.device[ pipe_hdl.dev_addr ].qhd[ pipe_hdl.index ]; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   verify_int_qhd(p_qhd, &desc_ept_interrupt_out, TUSB_CLASS_HID); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(0xFF, p_qhd->interrupt_smask); | 
					
						
							|  |  |  |   //TEST_ASSERT_EQUAL(0, p_qhd->non_hs_interrupt_cmask); cmask in high speed is ignored
 | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_open_interrupt_qhd_non_hs(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |   ehci_qhd_t *p_qhd; | 
					
						
							|  |  |  |   pipe_handle_t pipe_hdl; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   usbh_device_info_pool[dev_addr].speed = TUSB_SPEED_FULL; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   //------------- Code Under TEST -------------//
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   pipe_hdl = hcd_pipe_open(dev_addr, &desc_ept_interrupt_out, TUSB_CLASS_HID); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(dev_addr, pipe_hdl.dev_addr); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(TUSB_XFER_INTERRUPT, pipe_hdl.xfer_type); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   p_qhd = &ehci_data.device[ pipe_hdl.dev_addr ].qhd[ pipe_hdl.index ]; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   verify_int_qhd(p_qhd, &desc_ept_interrupt_out, TUSB_CLASS_HID); | 
					
						
							| 
									
										
										
										
											2013-03-06 22:21:42 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(1, p_qhd->interrupt_smask); | 
					
						
							|  |  |  |   TEST_ASSERT_EQUAL(0x1c, p_qhd->non_hs_interrupt_cmask); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | } | 
					
						
							| 
									
										
										
										
											2013-03-07 16:06:28 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | // TODO ISOCRHONOUS PIPE
 | 
					
						
							|  |  |  | //--------------------------------------------------------------------+
 | 
					
						
							|  |  |  | tusb_descriptor_endpoint_t const desc_ept_iso_in = | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |     .bLength          = sizeof(tusb_descriptor_endpoint_t), | 
					
						
							|  |  |  |     .bDescriptorType  = TUSB_DESC_ENDPOINT, | 
					
						
							|  |  |  |     .bEndpointAddress = 0x83, | 
					
						
							| 
									
										
										
										
											2013-03-07 16:10:16 +07:00
										 |  |  |     .bmAttributes     = { .xfer = TUSB_XFER_ISOCHRONOUS }, | 
					
						
							| 
									
										
										
										
											2013-03-07 16:06:28 +07:00
										 |  |  |     .wMaxPacketSize   = 1024, | 
					
						
							|  |  |  |     .bInterval        = 1 | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void test_open_isochronous(void) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2013-03-09 21:37:49 +07:00
										 |  |  |   pipe_handle_t pipe_hdl = hcd_pipe_open(dev_addr, &desc_ept_iso_in, TUSB_CLASS_AUDIO); | 
					
						
							| 
									
										
										
										
											2013-03-07 16:06:28 +07:00
										 |  |  |   TEST_ASSERT_EQUAL(0, pipe_hdl.dev_addr); | 
					
						
							|  |  |  | } |