Files
tinyUSB/hw/bsp/ra/family.mk

78 lines
2.4 KiB
Makefile
Raw Normal View History

2023-06-30 14:52:04 +07:00
FSP_RA = hw/mcu/renesas/fsp/ra/fsp
include $(TOP)/$(BOARD_PATH)/board.mk
# Don't include options setting in .bin file since it create unnecessary large file due to padding
OBJCOPY_BIN_OPTION = --only-section .text --only-section .data --only-section .rodata --only-section .bss
2023-07-07 16:24:22 +07:00
# Default to port 0 fullspeed, board with port 1 highspeed should override this in board.mk
PORT ?= 0
CFLAGS += \
-flto \
2023-06-24 18:38:41 +07:00
-DCFG_TUSB_MCU=OPT_MCU_RAXXX \
2023-07-07 16:24:22 +07:00
-DBOARD_TUD_RHPORT=$(PORT) \
-Wno-error=undef \
-Wno-error=strict-prototypes \
-Wno-error=cast-align \
-Wno-error=cast-qual \
-Wno-error=unused-but-set-variable \
-Wno-error=unused-variable \
-nostdlib \
-nostartfiles \
-ffreestanding
2023-07-07 16:24:22 +07:00
ifeq ($(PORT), 1)
CFLAGS += -DBOARD_TUD_MAX_SPEED=OPT_MODE_HIGH_SPEED
$(info "Using PORT 1 HighSpeed")
else
CFLAGS += -DBOARD_TUD_MAX_SPEED=OPT_MODE_FULL_SPEED
$(info "Using PORT 0 FullSpeed")
endif
LDFLAGS_GCC += -specs=nosys.specs -specs=nano.specs
SRC_C += \
2023-03-16 11:03:08 +07:00
src/portable/renesas/rusb2/dcd_rusb2.c \
src/portable/renesas/rusb2/hcd_rusb2.c \
2023-08-01 17:03:07 +07:00
src/portable/renesas/rusb2/rusb2_common.c \
2024-12-13 08:53:54 +07:00
${BOARD_PATH}/ra_gen/common_data.c \
${BOARD_PATH}/ra_gen/pin_data.c \
2023-06-30 14:52:04 +07:00
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/startup.c \
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/system.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_clocks.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_common.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_delay.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_group_irq.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_guard.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_io.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_irq.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_register_protection.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_rom_registers.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_sbrk.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_security.c \
$(FSP_RA)/src/r_ioport/r_ioport.c \
INC += \
$(TOP)/$(BOARD_PATH) \
2024-12-13 08:53:54 +07:00
$(TOP)/$(BOARD_PATH)/ra_cfg/fsp_cfg \
$(TOP)/$(BOARD_PATH)/ra_cfg/fsp_cfg/bsp \
$(TOP)/$(BOARD_PATH)/ra_gen \
$(TOP)/lib/CMSIS_6/CMSIS/Core/Include \
2023-07-01 12:40:56 +07:00
$(TOP)/$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Include \
2023-06-30 14:52:04 +07:00
$(TOP)/$(FSP_RA)/inc \
$(TOP)/$(FSP_RA)/inc/api \
$(TOP)/$(FSP_RA)/inc/instances \
$(TOP)/$(FSP_RA)/src/bsp/mcu/all \
2023-06-30 14:52:04 +07:00
$(TOP)/$(FSP_RA)/src/bsp/mcu/$(MCU_VARIANT) \
2023-07-01 16:40:47 +07:00
ifndef LD_FILE
2024-12-13 08:53:54 +07:00
LD_FILE = $(BOARD_PATH)/script/fsp.ld
2023-07-01 16:40:47 +07:00
endif
2024-12-13 08:53:54 +07:00
LDFLAGS += -L$(TOP)/$(BOARD_PATH)/script
LDFLAGS += -Wl,--defsym=end=__bss_end__
# For freeRTOS port source
# hack to use the port provided by renesas
2023-06-30 14:52:04 +07:00
FREERTOS_PORTABLE_SRC = $(FSP_RA)/src/rm_freertos_port