| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  | /* | 
					
						
							|  |  |  |  * GENERATED FILE - DO NOT EDIT | 
					
						
							|  |  |  |  * (c) Code Red Technologies Ltd, 2008-2013 | 
					
						
							|  |  |  |  * (c) NXP Semiconductors 2013-2019 | 
					
						
							|  |  |  |  * Generated linker script file for LPC1769 | 
					
						
							|  |  |  |  * Created from linkscript.ldt by FMCreateLinkLibraries | 
					
						
							|  |  |  |  * Using Freemarker v2.3.23 | 
					
						
							|  |  |  |  * MCUXpresso IDE v10.2.1 [Build 795] [2018-07-25] on May 14, 2019 6:39:29 PM | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | MEMORY | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |   /* Define each memory region */ | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |   MFlash512 (rx) : ORIGIN = 0x0, LENGTH = 0x80000 /* 512K bytes (alias Flash) */ | 
					
						
							|  |  |  |   RamLoc32 (rwx) : ORIGIN = 0x10000000, LENGTH = 0x8000 /* 32K bytes (alias RAM) */ | 
					
						
							|  |  |  |   RamAHB32 (rwx) : ORIGIN = 0x2007c000, LENGTH = 0x8000 /* 32K bytes (alias RAM2) */ | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   /* Define a symbol for the top of each memory region */ | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |   __base_MFlash512 = 0x0  ; /* MFlash512 */ | 
					
						
							|  |  |  |   __base_Flash = 0x0 ; /* Flash */ | 
					
						
							|  |  |  |   __top_MFlash512 = 0x0 + 0x80000 ; /* 512K bytes */ | 
					
						
							|  |  |  |   __top_Flash = 0x0 + 0x80000 ; /* 512K bytes */ | 
					
						
							|  |  |  |   __base_RamLoc32 = 0x10000000  ; /* RamLoc32 */ | 
					
						
							|  |  |  |   __base_RAM = 0x10000000 ; /* RAM */ | 
					
						
							|  |  |  |   __top_RamLoc32 = 0x10000000 + 0x8000 ; /* 32K bytes */ | 
					
						
							|  |  |  |   __top_RAM = 0x10000000 + 0x8000 ; /* 32K bytes */ | 
					
						
							|  |  |  |   __base_RamAHB32 = 0x2007c000  ; /* RamAHB32 */ | 
					
						
							|  |  |  |   __base_RAM2 = 0x2007c000 ; /* RAM2 */ | 
					
						
							|  |  |  |   __top_RamAHB32 = 0x2007c000 + 0x8000 ; /* 32K bytes */ | 
					
						
							|  |  |  |   __top_RAM2 = 0x2007c000 + 0x8000 ; /* 32K bytes */ | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  | ENTRY(ResetISR) | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | SECTIONS | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  |     /* MAIN TEXT SECTION */ | 
					
						
							|  |  |  |     .text : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         FILL(0xff) | 
					
						
							|  |  |  |         __vectors_start__ = ABSOLUTE(.) ; | 
					
						
							|  |  |  |         KEEP(*(.isr_vector)) | 
					
						
							|  |  |  |         /* Global Section Table */ | 
					
						
							|  |  |  |         . = ALIGN(4) ; | 
					
						
							|  |  |  |         __section_table_start = .; | 
					
						
							|  |  |  |         __data_section_table = .; | 
					
						
							|  |  |  |         LONG(LOADADDR(.data)); | 
					
						
							|  |  |  |         LONG(    ADDR(.data)); | 
					
						
							|  |  |  |         LONG(  SIZEOF(.data)); | 
					
						
							|  |  |  |         LONG(LOADADDR(.data_RAM2)); | 
					
						
							|  |  |  |         LONG(    ADDR(.data_RAM2)); | 
					
						
							|  |  |  |         LONG(  SIZEOF(.data_RAM2)); | 
					
						
							|  |  |  |         __data_section_table_end = .; | 
					
						
							|  |  |  |         __bss_section_table = .; | 
					
						
							|  |  |  |         LONG(    ADDR(.bss)); | 
					
						
							|  |  |  |         LONG(  SIZEOF(.bss)); | 
					
						
							|  |  |  |         LONG(    ADDR(.bss_RAM2)); | 
					
						
							|  |  |  |         LONG(  SIZEOF(.bss_RAM2)); | 
					
						
							|  |  |  |         __bss_section_table_end = .; | 
					
						
							|  |  |  |         __section_table_end = . ; | 
					
						
							|  |  |  |         /* End of Global Section Table */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |         *(.after_vectors*) | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     } > MFlash512 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     .text : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |        *(.text*) | 
					
						
							|  |  |  |        *(.rodata .rodata.* .constdata .constdata.*) | 
					
						
							|  |  |  |        . = ALIGN(4); | 
					
						
							|  |  |  |     } > MFlash512 | 
					
						
							|  |  |  |     /* | 
					
						
							|  |  |  |      * for exception handling/unwind - some Newlib functions (in common | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |      * with C++ and STDC++) use this. | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  |      */ | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |     .ARM.extab : ALIGN(4) | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  |     { | 
					
						
							|  |  |  |         *(.ARM.extab* .gnu.linkonce.armextab.*) | 
					
						
							|  |  |  |     } > MFlash512 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     __exidx_start = .; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     .ARM.exidx : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         *(.ARM.exidx* .gnu.linkonce.armexidx.*) | 
					
						
							|  |  |  |     } > MFlash512 | 
					
						
							|  |  |  |     __exidx_end = .; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     _etext = .; | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  |     /* DATA section for RamAHB32 */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     .data_RAM2 : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         FILL(0xff) | 
					
						
							|  |  |  |         PROVIDE(__start_data_RAM2 = .) ; | 
					
						
							|  |  |  |         *(.ramfunc.$RAM2) | 
					
						
							|  |  |  |         *(.ramfunc.$RamAHB32) | 
					
						
							|  |  |  |         *(.data.$RAM2*) | 
					
						
							|  |  |  |         *(.data.$RamAHB32*) | 
					
						
							|  |  |  |         . = ALIGN(4) ; | 
					
						
							|  |  |  |         PROVIDE(__end_data_RAM2 = .) ; | 
					
						
							|  |  |  |      } > RamAHB32 AT>MFlash512 | 
					
						
							|  |  |  |     /* MAIN DATA SECTION */ | 
					
						
							|  |  |  |     .uninit_RESERVED : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         KEEP(*(.bss.$RESERVED*)) | 
					
						
							|  |  |  |         . = ALIGN(4) ; | 
					
						
							|  |  |  |         _end_uninit_RESERVED = .; | 
					
						
							|  |  |  |     } > RamLoc32 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     /* Main DATA section (RamLoc32) */ | 
					
						
							|  |  |  |     .data : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |        FILL(0xff) | 
					
						
							|  |  |  |        _data = . ; | 
					
						
							|  |  |  |        *(vtable) | 
					
						
							|  |  |  |        *(.ramfunc*) | 
					
						
							|  |  |  |        *(.data*) | 
					
						
							|  |  |  |        . = ALIGN(4) ; | 
					
						
							|  |  |  |        _edata = . ; | 
					
						
							|  |  |  |     } > RamLoc32 AT>MFlash512 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     /* BSS section for RamAHB32 */ | 
					
						
							|  |  |  |     .bss_RAM2 : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |        PROVIDE(__start_bss_RAM2 = .) ; | 
					
						
							|  |  |  |        *(.bss.$RAM2*) | 
					
						
							|  |  |  |        *(.bss.$RamAHB32*) | 
					
						
							|  |  |  |        . = ALIGN (. != 0 ? 4 : 1) ; /* avoid empty segment */ | 
					
						
							|  |  |  |        PROVIDE(__end_bss_RAM2 = .) ; | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |     } > RamAHB32 | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |     /* MAIN BSS SECTION */ | 
					
						
							|  |  |  |     .bss : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         _bss = .; | 
					
						
							|  |  |  |         *(.bss*) | 
					
						
							|  |  |  |         *(COMMON) | 
					
						
							|  |  |  |         . = ALIGN(4) ; | 
					
						
							|  |  |  |         _ebss = .; | 
					
						
							|  |  |  |         PROVIDE(end = .); | 
					
						
							|  |  |  |     } > RamLoc32 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     /* NOINIT section for RamAHB32 */ | 
					
						
							|  |  |  |     .noinit_RAM2 (NOLOAD) : ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |        *(.noinit.$RAM2*) | 
					
						
							|  |  |  |        *(.noinit.$RamAHB32*) | 
					
						
							|  |  |  |        . = ALIGN(4) ; | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |     } > RamAHB32 | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  | 
 | 
					
						
							|  |  |  |     /* DEFAULT NOINIT SECTION */ | 
					
						
							|  |  |  |     .noinit (NOLOAD): ALIGN(4) | 
					
						
							|  |  |  |     { | 
					
						
							|  |  |  |         _noinit = .; | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |         *(.noinit*) | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  |          . = ALIGN(4) ; | 
					
						
							|  |  |  |         _end_noinit = .; | 
					
						
							|  |  |  |     } > RamLoc32 | 
					
						
							|  |  |  |     PROVIDE(_pvHeapStart = DEFINED(__user_heap_base) ? __user_heap_base : .); | 
					
						
							|  |  |  |     PROVIDE(_vStackTop = DEFINED(__user_stack_top) ? __user_stack_top : __top_RamLoc32 - 0); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     /* ## Create checksum value (used in startup) ## */ | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  |     PROVIDE(__valid_user_code_checksum = 0 - | 
					
						
							|  |  |  |                                          (_vStackTop | 
					
						
							|  |  |  |                                          + (ResetISR + 1) | 
					
						
							|  |  |  |                                          + (NMI_Handler + 1) | 
					
						
							|  |  |  |                                          + (HardFault_Handler + 1) | 
					
						
							| 
									
										
										
										
											2019-09-05 14:29:17 +07:00
										 |  |  |                                          + (( DEFINED(MemManage_Handler) ? MemManage_Handler : 0 ) + 1)   /* MemManage_Handler may not be defined */ | 
					
						
							|  |  |  |                                          + (( DEFINED(BusFault_Handler) ? BusFault_Handler : 0 ) + 1)     /* BusFault_Handler may not be defined */ | 
					
						
							|  |  |  |                                          + (( DEFINED(UsageFault_Handler) ? UsageFault_Handler : 0 ) + 1) /* UsageFault_Handler may not be defined */ | 
					
						
							|  |  |  |                                          ) ); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |     /* Provide basic symbols giving location and size of main text | 
					
						
							|  |  |  |      * block, including initial values of RW data sections. Note that | 
					
						
							|  |  |  |      * these will need extending to give a complete picture with | 
					
						
							|  |  |  |      * complex images (e.g multiple Flash banks). | 
					
						
							|  |  |  |      */ | 
					
						
							|  |  |  |     _image_start = LOADADDR(.text); | 
					
						
							|  |  |  |     _image_end = LOADADDR(.data) + SIZEOF(.data); | 
					
						
							|  |  |  |     _image_size = _image_end - _image_start; | 
					
						
							| 
									
										
										
										
											2023-03-17 16:12:49 +07:00
										 |  |  | } |