145 lines
7.7 KiB
C
145 lines
7.7 KiB
C
![]() |
/*
|
||
|
* Copyright 2024 NXP
|
||
|
*
|
||
|
* SPDX-License-Identifier: BSD-3-Clause
|
||
|
*/
|
||
|
|
||
|
/***********************************************************************************************************************
|
||
|
* This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
|
||
|
* will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
|
||
|
**********************************************************************************************************************/
|
||
|
|
||
|
/* clang-format off */
|
||
|
/*
|
||
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
||
|
!!GlobalInfo
|
||
|
product: Pins v15.0
|
||
|
processor: MCXA156
|
||
|
package_id: MCXA156VLL
|
||
|
mcu_data: ksdk2_0
|
||
|
processor_version: 0.15.0
|
||
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
||
|
*/
|
||
|
/* clang-format on */
|
||
|
|
||
|
#include "fsl_common.h"
|
||
|
#include "fsl_port.h"
|
||
|
#include "pin_mux.h"
|
||
|
|
||
|
/* FUNCTION ************************************************************************************************************
|
||
|
*
|
||
|
* Function Name : BOARD_InitBootPins
|
||
|
* Description : Calls initialization functions.
|
||
|
*
|
||
|
* END ****************************************************************************************************************/
|
||
|
void BOARD_InitBootPins(void)
|
||
|
{
|
||
|
BOARD_InitPins();
|
||
|
}
|
||
|
|
||
|
/* clang-format off */
|
||
|
/*
|
||
|
* TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
|
||
|
BOARD_InitPins:
|
||
|
- options: {callFromInitBoot: 'true', coreID: cm33_core0, enableClock: 'true'}
|
||
|
- pin_list:
|
||
|
- {pin_num: '78', peripheral: LPUART0, signal: RX, pin_signal: P0_2/TDO/SWO/LPUART0_RXD/LPSPI0_SCK/CT0_MAT0/UTICK_CAP0/FLEXIO0_D2, slew_rate: fast, open_drain: disable,
|
||
|
drive_strength: low, pull_select: up, pull_enable: enable, input_buffer: enable, invert_input: normal}
|
||
|
- {pin_num: '79', peripheral: LPUART0, signal: TX, pin_signal: P0_3/TDI/LPUART0_TXD/LPSPI0_SDO/CT0_MAT1/UTICK_CAP1/FLEXIO0_D3/CMP0_OUT, slew_rate: fast, open_drain: disable,
|
||
|
drive_strength: low, pull_select: up, pull_enable: enable, input_buffer: enable, invert_input: normal}
|
||
|
* BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
|
||
|
*/
|
||
|
/* clang-format on */
|
||
|
|
||
|
/* FUNCTION ************************************************************************************************************
|
||
|
*
|
||
|
* Function Name : BOARD_InitPins
|
||
|
* Description : Configures pin routing and optionally pin electrical features.
|
||
|
*
|
||
|
* END ****************************************************************************************************************/
|
||
|
void BOARD_InitPins(void)
|
||
|
{
|
||
|
|
||
|
RESET_PeripheralReset(kLPUART0_RST_SHIFT_RSTn);
|
||
|
CLOCK_SetClockDiv(kCLOCK_DivLPUART0, 1u);
|
||
|
CLOCK_AttachClk(kFRO12M_to_LPUART0);
|
||
|
|
||
|
/* GPIO3: Peripheral clock is enabled */
|
||
|
CLOCK_EnableClock(kCLOCK_GateGPIO3);
|
||
|
/* PORT3: Peripheral clock is enabled */
|
||
|
CLOCK_EnableClock(kCLOCK_GatePORT3);
|
||
|
/* GPIO3 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kGPIO3_RST_SHIFT_RSTn);
|
||
|
/* PORT3 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kPORT3_RST_SHIFT_RSTn);
|
||
|
|
||
|
/* GPIO3: Peripheral clock is enabled */
|
||
|
CLOCK_EnableClock(kCLOCK_GateGPIO0);
|
||
|
/* PORT3: Peripheral clock is enabled */
|
||
|
CLOCK_EnableClock(kCLOCK_GatePORT0);
|
||
|
/* GPIO3 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kGPIO0_RST_SHIFT_RSTn);
|
||
|
/* PORT3 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kPORT0_RST_SHIFT_RSTn);
|
||
|
|
||
|
/* PORT0: Peripheral clock is enabled */
|
||
|
CLOCK_EnableClock(kCLOCK_GatePORT0);
|
||
|
/* LPUART0 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kLPUART0_RST_SHIFT_RSTn);
|
||
|
/* PORT0 peripheral is released from reset */
|
||
|
RESET_ReleasePeripheralReset(kPORT0_RST_SHIFT_RSTn);
|
||
|
|
||
|
const port_pin_config_t port0_2_pin78_config = {/* Internal pull-up resistor is enabled */
|
||
|
kPORT_PullUp,
|
||
|
/* Low internal pull resistor value is selected. */
|
||
|
kPORT_LowPullResistor,
|
||
|
/* Fast slew rate is configured */
|
||
|
kPORT_FastSlewRate,
|
||
|
/* Passive input filter is disabled */
|
||
|
kPORT_PassiveFilterDisable,
|
||
|
/* Open drain output is disabled */
|
||
|
kPORT_OpenDrainDisable,
|
||
|
/* Low drive strength is configured */
|
||
|
kPORT_LowDriveStrength,
|
||
|
/* Normal drive strength is configured */
|
||
|
kPORT_NormalDriveStrength,
|
||
|
/* Pin is configured as LPUART0_RXD */
|
||
|
kPORT_MuxAlt2,
|
||
|
/* Digital input enabled */
|
||
|
kPORT_InputBufferEnable,
|
||
|
/* Digital input is not inverted */
|
||
|
kPORT_InputNormal,
|
||
|
/* Pin Control Register fields [15:0] are not locked */
|
||
|
kPORT_UnlockRegister};
|
||
|
/* PORT0_2 (pin 78) is configured as LPUART0_RXD */
|
||
|
PORT_SetPinConfig(PORT0, 2U, &port0_2_pin78_config);
|
||
|
|
||
|
const port_pin_config_t port0_3_pin79_config = {/* Internal pull-up resistor is enabled */
|
||
|
kPORT_PullUp,
|
||
|
/* Low internal pull resistor value is selected. */
|
||
|
kPORT_LowPullResistor,
|
||
|
/* Fast slew rate is configured */
|
||
|
kPORT_FastSlewRate,
|
||
|
/* Passive input filter is disabled */
|
||
|
kPORT_PassiveFilterDisable,
|
||
|
/* Open drain output is disabled */
|
||
|
kPORT_OpenDrainDisable,
|
||
|
/* Low drive strength is configured */
|
||
|
kPORT_LowDriveStrength,
|
||
|
/* Normal drive strength is configured */
|
||
|
kPORT_NormalDriveStrength,
|
||
|
/* Pin is configured as LPUART0_TXD */
|
||
|
kPORT_MuxAlt2,
|
||
|
/* Digital input enabled */
|
||
|
kPORT_InputBufferEnable,
|
||
|
/* Digital input is not inverted */
|
||
|
kPORT_InputNormal,
|
||
|
/* Pin Control Register fields [15:0] are not locked */
|
||
|
kPORT_UnlockRegister};
|
||
|
/* PORT0_3 (pin 79) is configured as LPUART0_TXD */
|
||
|
PORT_SetPinConfig(PORT0, 3U, &port0_3_pin79_config);
|
||
|
}
|
||
|
/***********************************************************************************************************************
|
||
|
* EOF
|
||
|
**********************************************************************************************************************/
|