andy/tinyUSB
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

update make build for ra

Browse Source
This commit is contained in:
hathach
2024-12-13 08:53:54 +07:00
parent ec2f2f3523
commit 4b39ecc519
4 changed files with 10 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
hw/bsp/ra/boards/portenta_c33/board.mk
View File

@@ -1,8 +1,6 @@
CPU_CORE = cortex-m33 CPU_CORE = cortex-m33
MCU_VARIANT = ra6m5 MCU_VARIANT = ra6m5
LD_FILE = ${BOARD_PATH}/${BOARD}.ld
# Port 1 is highspeed # Port 1 is highspeed
PORT ?= 1 PORT ?= 1

2
hw/bsp/ra/boards/uno_r4/board.mk
View File

@@ -1,8 +1,6 @@
CPU_CORE = cortex-m4 CPU_CORE = cortex-m4
MCU_VARIANT = ra4m1 MCU_VARIANT = ra4m1
LD_FILE = ${BOARD_PATH}/${BOARD}.ld
# For flash-jlink target # For flash-jlink target
JLINK_DEVICE = R7FA4M1AB JLINK_DEVICE = R7FA4M1AB

2
hw/bsp/ra/family.cmake
View File

@@ -36,8 +36,8 @@ function(add_board_target BOARD_TARGET)
${FSP_RA}/src/bsp/mcu/all/bsp_sbrk.c ${FSP_RA}/src/bsp/mcu/all/bsp_sbrk.c
${FSP_RA}/src/bsp/mcu/all/bsp_security.c ${FSP_RA}/src/bsp/mcu/all/bsp_security.c
${FSP_RA}/src/r_ioport/r_ioport.c ${FSP_RA}/src/r_ioport/r_ioport.c
${CMAKE_CURRENT_FUNCTION_LIST_DIR}/boards/${BOARD}/ra_gen/pin_data.c
${CMAKE_CURRENT_FUNCTION_LIST_DIR}/boards/${BOARD}/ra_gen/common_data.c ${CMAKE_CURRENT_FUNCTION_LIST_DIR}/boards/${BOARD}/ra_gen/common_data.c
${CMAKE_CURRENT_FUNCTION_LIST_DIR}/boards/${BOARD}/ra_gen/pin_data.c
) )
target_compile_options(${BOARD_TARGET} PUBLIC target_compile_options(${BOARD_TARGET} PUBLIC

16
hw/bsp/ra/family.mk
View File

@@ -1,5 +1,3 @@
DEPS_SUBMODULES += hw/mcu/renesas/fsp lib/CMSIS_5
FSP_RA = hw/mcu/renesas/fsp/ra/fsp FSP_RA = hw/mcu/renesas/fsp/ra/fsp
include $(TOP)/$(BOARD_PATH)/board.mk include $(TOP)/$(BOARD_PATH)/board.mk
@@ -37,6 +35,8 @@ SRC_C += \
src/portable/renesas/rusb2/dcd_rusb2.c \ src/portable/renesas/rusb2/dcd_rusb2.c \
src/portable/renesas/rusb2/hcd_rusb2.c \ src/portable/renesas/rusb2/hcd_rusb2.c \
src/portable/renesas/rusb2/rusb2_common.c \ src/portable/renesas/rusb2/rusb2_common.c \
${BOARD_PATH}/ra_gen/common_data.c \
${BOARD_PATH}/ra_gen/pin_data.c \
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/startup.c \ $(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/startup.c \
$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/system.c \ $(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Source/system.c \
$(FSP_RA)/src/bsp/mcu/all/bsp_clocks.c \ $(FSP_RA)/src/bsp/mcu/all/bsp_clocks.c \
@@ -53,10 +53,11 @@ SRC_C += \
$(FSP_RA)/src/r_ioport/r_ioport.c \ $(FSP_RA)/src/r_ioport/r_ioport.c \
INC += \ INC += \
$(TOP)/lib/CMSIS_5/CMSIS/Core/Include \
$(TOP)/$(BOARD_PATH) \ $(TOP)/$(BOARD_PATH) \
$(TOP)/$(BOARD_PATH)/fsp_cfg \ $(TOP)/$(BOARD_PATH)/ra_cfg/fsp_cfg \
$(TOP)/$(BOARD_PATH)/fsp_cfg/bsp \ $(TOP)/$(BOARD_PATH)/ra_cfg/fsp_cfg/bsp \
$(TOP)/$(BOARD_PATH)/ra_gen \
$(TOP)/lib/CMSIS_6/CMSIS/Core/Include \
$(TOP)/$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Include \ $(TOP)/$(FSP_RA)/src/bsp/cmsis/Device/RENESAS/Include \
$(TOP)/$(FSP_RA)/inc \ $(TOP)/$(FSP_RA)/inc \
$(TOP)/$(FSP_RA)/inc/api \ $(TOP)/$(FSP_RA)/inc/api \
@@ -65,10 +66,11 @@ INC += \
$(TOP)/$(FSP_RA)/src/bsp/mcu/$(MCU_VARIANT) \ $(TOP)/$(FSP_RA)/src/bsp/mcu/$(MCU_VARIANT) \
ifndef LD_FILE ifndef LD_FILE
LD_FILE = $(FAMILY_PATH)/linker/gcc/$(MCU_VARIANT).ld LD_FILE = $(BOARD_PATH)/script/fsp.ld
endif endif
LDFLAGS += -L$(TOP)/$(FAMILY_PATH)/linker/gcc LDFLAGS += -L$(TOP)/$(BOARD_PATH)/script
LDFLAGS += -Wl,--defsym=end=__bss_end__
# For freeRTOS port source # For freeRTOS port source
# hack to use the port provided by renesas # hack to use the port provided by renesas