| 
							
							
								 hathach | 253430a765 | add example specific DEPS_SUBMODULES | 2021-03-18 16:28:44 +07:00 |  | 
			
				
					| 
							
							
								 hathach | b221cedf80 | spaces | 2021-03-17 21:36:52 +07:00 |  | 
			
				
					| 
							
							
								 hathach | ed8f117dd1 | explicitly add dcd source file without vendor/family | 2021-03-17 16:52:07 +07:00 |  | 
			
				
					| 
							
							
								 hathach | 7d877e286a | update DEPS_SUBMODULES to optimize ci | 2021-03-05 22:24:03 +07:00 |  | 
			
				
					| 
							
							
								 hathach | 590d8d4d5c | rename FAMILY_SUBMODULES to DEPS_SUBMODULES | 2021-03-04 22:53:02 +07:00 |  | 
			
				
					| 
							
							
								 hathach | b846ded487 | merge no-family example build specify FAMILY_SUBMODULES for all boards | 2021-03-04 22:50:45 +07:00 |  | 
			
				
					| 
							
							
								 hathach | a6efe475e7 | use cmsis 5 for all stm32 | 2020-10-30 14:14:28 +07:00 |  | 
			
				
					| 
							
							
								 hathach | 3b890d2391 | l4 use offical st driver repo | 2020-10-30 14:01:05 +07:00 |  | 
			
				
					| 
							
							
								 Uwe Bonnes | 8f433e67ac | Add stm32l4r5nucleo. USB and UARTwork. USB runs from LSE stabilized MSI48
LPUART on PORTG needs VDDIO2 enabled. | 2020-07-03 16:34:08 +02:00 |  |