hathach
|
ec018fbf4e
|
clean up jlink default interface
|
2020-10-08 17:17:37 +07:00 |
|
hathach
|
1a8ce043ed
|
enable -Wcast-align
suppress vendor sdk driver at board.mk
|
2020-05-17 14:24:15 +07:00 |
|
hathach
|
50be9d7c3a
|
mass rename tud/dcd_irq_handler to tud/dcd_init_handler
|
2020-04-17 12:27:53 +07:00 |
|
hathach
|
8f17945b67
|
move irq for stm32 synopsys
|
2020-04-08 16:37:09 +07:00 |
|
Nathan Conrad
|
3926b28faa
|
Update UARTs for stm32f4xx discovery boards. Other minor cleanups.
|
2020-03-28 12:05:30 -04:00 |
|
Nathan Conrad
|
4191363c55
|
Update F4 BSP with new HAL config
|
2020-03-28 10:58:36 -04:00 |
|
Nathan Conrad
|
705d43cda7
|
Modify include of HAL, and remove CMSIS clock configuration code, and implement UART for STM32F407Disco
|
2020-03-26 10:10:06 -04:00 |
|
hathach
|
4494720dbc
|
clean up HSE_VALUE for stm32
|
2020-01-10 15:14:37 +07:00 |
|
hathach
|
04cf337b79
|
clean up flash-stlink
|
2020-01-10 15:09:59 +07:00 |
|
Ha Thach
|
0b540fa55d
|
Merge pull request #234 from hathach/stm32f4-blackpill
move VBUS sense out of dcd_synosys to bsp
|
2019-12-12 10:00:17 +07:00 |
|
hathach
|
88bdb12ee5
|
close #204 define HSE_VALUE in _hal_conf instead of board.mk
|
2019-12-11 15:19:51 +07:00 |
|
hathach
|
96a9eca6a0
|
move VBUS sense out of dcd_synosys to bsp
|
2019-12-11 14:03:36 +07:00 |
|
hathach
|
f638594536
|
move -flto to board.mk
current board that doesn work with flto is spresense and mimxrt10xx (due
to xip image_vector_table is optimized out).
|
2019-11-20 16:06:40 +07:00 |
|
hathach
|
6f952a8e84
|
fix missing board uart read/write()
|
2019-10-24 12:20:06 +07:00 |
|
hathach
|
6183dbd0ce
|
add -Wextra for more warnings to example
non-stack warning (probably mcu driver) should be suppressed in the
board.mk
|
2019-09-27 00:15:43 +07:00 |
|
hathach
|
ff7261600c
|
ported stm32f2, added board stm32f207zg nucleo
close #127
|
2019-09-12 10:41:03 +07:00 |
|
hathach
|
de659be83e
|
tested all the stm32f4 board, work great
|
2019-09-11 17:37:23 +07:00 |
|
William D. Jones
|
1385d7c494
|
stm32: Refactor so F4 and H7 use a single Synopsys IP source file.
|
2019-09-09 10:48:14 -04:00 |
|
hathach
|
4663f9084d
|
ported board stm32f412g discovery
- added soft connect for enable pull up register dcd stm32f4
|
2019-09-08 21:57:02 +07:00 |
|
hathach
|
8fd7836ff6
|
added board stm32f412 discovery, board_test exmaple run
|
2019-09-06 17:31:37 +07:00 |
|