140 lines
		
	
	
		
			4.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			140 lines
		
	
	
		
			4.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * The MIT License (MIT)
 | |
|  *
 | |
|  * Copyright (c) 2021, Ha Thach (tinyusb.org)
 | |
|  *
 | |
|  * Permission is hereby granted, free of charge, to any person obtaining a copy
 | |
|  * of this software and associated documentation files (the "Software"), to deal
 | |
|  * in the Software without restriction, including without limitation the rights
 | |
|  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | |
|  * copies of the Software, and to permit persons to whom the Software is
 | |
|  * furnished to do so, subject to the following conditions:
 | |
|  *
 | |
|  * The above copyright notice and this permission notice shall be included in
 | |
|  * all copies or substantial portions of the Software.
 | |
|  *
 | |
|  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | |
|  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 | |
|  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | |
|  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | |
|  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | |
|  * THE SOFTWARE.
 | |
|  *
 | |
|  * This file is part of the TinyUSB stack.
 | |
|  */
 | |
| 
 | |
| #ifndef BOARD_H_
 | |
| #define BOARD_H_
 | |
| 
 | |
| #ifdef __cplusplus
 | |
|  extern "C" {
 | |
| #endif
 | |
| 
 | |
| #define LED_PORT              GPIOJ
 | |
| #define LED_PIN               GPIO_PIN_2
 | |
| #define LED_STATE_ON          1
 | |
| 
 | |
| // Blue push-button
 | |
| #define BUTTON_PORT           GPIOC
 | |
| #define BUTTON_PIN            GPIO_PIN_13
 | |
| #define BUTTON_STATE_ACTIVE   1
 | |
| 
 | |
| // UART
 | |
| #define UART_DEV              USART3
 | |
| #define UART_CLK_EN           __HAL_RCC_USART3_CLK_ENABLE
 | |
| #define UART_GPIO_PORT        GPIOB
 | |
| #define UART_GPIO_AF          GPIO_AF7_USART3
 | |
| #define UART_TX_PIN           GPIO_PIN_10
 | |
| #define UART_RX_PIN           GPIO_PIN_11
 | |
| 
 | |
| // VBUS Sense detection
 | |
| #define OTG_FS_VBUS_SENSE     1
 | |
| #define OTG_HS_VBUS_SENSE     0
 | |
| 
 | |
| //--------------------------------------------------------------------+
 | |
| // RCC Clock
 | |
| //--------------------------------------------------------------------+
 | |
| static inline void board_stm32h7_clock_init(void)
 | |
| {
 | |
|   RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 | |
|   RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 | |
|   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 | |
| 
 | |
|   /*!< Supply configuration update enable */
 | |
|   /* For STM32H750XB, use "HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);" */
 | |
|   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 | |
| 
 | |
|   /* The voltage scaling allows optimizing the power consumption when the
 | |
|      device is clocked below the maximum system frequency, to update the
 | |
|      voltage scaling value regarding system frequency refer to product
 | |
|      datasheet.  */
 | |
|   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 | |
| 
 | |
|   while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) {}
 | |
| 
 | |
|   /* Enable HSE Oscillator and activate PLL with HSE as source */
 | |
|   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 | |
|   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 | |
|   RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 | |
|   RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 | |
|   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 | |
|   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 | |
| 
 | |
|   /* PLL1 for System Clock */
 | |
|   RCC_OscInitStruct.PLL.PLLM = 5;
 | |
|   RCC_OscInitStruct.PLL.PLLN = 160;
 | |
|   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 | |
|   RCC_OscInitStruct.PLL.PLLP = 2;
 | |
|   RCC_OscInitStruct.PLL.PLLR = 2;
 | |
|   RCC_OscInitStruct.PLL.PLLQ = 4;
 | |
| 
 | |
|   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 | |
|   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 | |
|   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 | |
| 
 | |
|   /* PLL3 for USB Clock */
 | |
|   PeriphClkInitStruct.PLL3.PLL3M = 25;
 | |
|   PeriphClkInitStruct.PLL3.PLL3N = 336;
 | |
|   PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 | |
|   PeriphClkInitStruct.PLL3.PLL3P = 2;
 | |
|   PeriphClkInitStruct.PLL3.PLL3R = 2;
 | |
|   PeriphClkInitStruct.PLL3.PLL3Q = 7;
 | |
| 
 | |
|   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 | |
|   PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 | |
|   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 | |
| 
 | |
|   /* Select PLL as system clock source and configure  bus clocks dividers */
 | |
|   RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
 | |
|   RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_D3PCLK1);
 | |
| 
 | |
|   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 | |
|   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 | |
|   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 | |
|   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 | |
|   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 | |
|   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 | |
|   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 | |
| 
 | |
|   /*activate CSI clock mondatory for I/O Compensation Cell*/
 | |
|   __HAL_RCC_CSI_ENABLE() ;
 | |
| 
 | |
|   /* Enable SYSCFG clock mondatory for I/O Compensation Cell */
 | |
|   __HAL_RCC_SYSCFG_CLK_ENABLE() ;
 | |
| 
 | |
|   /* Enables the I/O Compensation Cell */
 | |
|   HAL_EnableCompensationCell();
 | |
| }
 | |
| 
 | |
| static inline void board_stm32h7_post_init(void)
 | |
| {
 | |
|   // For this board does nothing
 | |
| }
 | |
| 
 | |
| #ifdef __cplusplus
 | |
|  }
 | |
| #endif
 | |
| 
 | |
| #endif
 | 
