111 lines
		
	
	
		
			6.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			111 lines
		
	
	
		
			6.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/***********************************************************************************************************************
 | 
						|
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 | 
						|
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 | 
						|
 **********************************************************************************************************************/
 | 
						|
 | 
						|
/*
 | 
						|
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
 | 
						|
!!GlobalInfo
 | 
						|
product: Pins v13.1
 | 
						|
processor: MIMXRT1176xxxxx
 | 
						|
package_id: MIMXRT1176DVMAA
 | 
						|
mcu_data: ksdk2_0
 | 
						|
processor_version: 13.0.2
 | 
						|
board: MIMXRT1170-EVKB
 | 
						|
external_user_signals: {}
 | 
						|
pin_labels:
 | 
						|
- {pin_num: M13, pin_signal: GPIO_AD_04, label: 'SIM1_PD/J44[C8]/USER_LED_CTL1/J9[8]/J25[7]', identifier: SIM1_PD;LED}
 | 
						|
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 | 
						|
 */
 | 
						|
 | 
						|
#include "fsl_common.h"
 | 
						|
#include "fsl_iomuxc.h"
 | 
						|
#include "pin_mux.h"
 | 
						|
 | 
						|
/* FUNCTION ************************************************************************************************************
 | 
						|
 *
 | 
						|
 * Function Name : BOARD_InitBootPins
 | 
						|
 * Description   : Calls initialization functions.
 | 
						|
 *
 | 
						|
 * END ****************************************************************************************************************/
 | 
						|
void BOARD_InitBootPins(void) {
 | 
						|
    BOARD_InitPins();
 | 
						|
}
 | 
						|
 | 
						|
/*
 | 
						|
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
 | 
						|
BOARD_InitPins:
 | 
						|
- options: {callFromInitBoot: 'true', coreID: cm7, enableClock: 'true'}
 | 
						|
- pin_list:
 | 
						|
  - {pin_num: M15, peripheral: LPUART1, signal: RXD, pin_signal: GPIO_AD_25, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
 | 
						|
    open_drain: Disable, drive_strength: High, slew_rate: Slow}
 | 
						|
  - {pin_num: L13, peripheral: LPUART1, signal: TXD, pin_signal: GPIO_AD_24, software_input_on: Disable, pull_up_down_config: Pull_Down, pull_keeper_select: Keeper,
 | 
						|
    open_drain: Disable, drive_strength: High, slew_rate: Slow}
 | 
						|
  - {pin_num: M13, peripheral: GPIO9, signal: 'gpio_io, 03', pin_signal: GPIO_AD_04, identifier: LED, pull_up_down_config: Pull_Down}
 | 
						|
  - {pin_num: T8, peripheral: GPIO13, signal: 'gpio_io, 00', pin_signal: WAKEUP, pull_up_down_config: Pull_Up}
 | 
						|
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 | 
						|
 */
 | 
						|
 | 
						|
/* FUNCTION ************************************************************************************************************
 | 
						|
 *
 | 
						|
 * Function Name : BOARD_InitPins, assigned for the Cortex-M7F core.
 | 
						|
 * Description   : Configures pin routing and optionally pin electrical features.
 | 
						|
 *
 | 
						|
 * END ****************************************************************************************************************/
 | 
						|
void BOARD_InitPins(void) {
 | 
						|
  CLOCK_EnableClock(kCLOCK_Iomuxc);           /* LPCG on: LPCG is ON. */
 | 
						|
 | 
						|
  IOMUXC_SetPinMux(
 | 
						|
      IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 is configured as GPIO9_IO03 */
 | 
						|
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
 | 
						|
  IOMUXC_SetPinMux(
 | 
						|
      IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 is configured as LPUART1_TXD */
 | 
						|
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
 | 
						|
  IOMUXC_SetPinMux(
 | 
						|
      IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 is configured as LPUART1_RXD */
 | 
						|
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
 | 
						|
  IOMUXC_SetPinMux(
 | 
						|
      IOMUXC_WAKEUP_DIG_GPIO13_IO00,          /* WAKEUP_DIG is configured as GPIO13_IO00 */
 | 
						|
      0U);                                    /* Software Input On Field: Input Path is determined by functionality */
 | 
						|
  IOMUXC_SetPinConfig(
 | 
						|
      IOMUXC_GPIO_AD_04_GPIO9_IO03,           /* GPIO_AD_04 PAD functional properties : */
 | 
						|
      0x06U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
						|
                                                 Drive Strength Field: high drive strength
 | 
						|
                                                 Pull / Keep Select Field: Pull Enable
 | 
						|
                                                 Pull Up / Down Config. Field: Weak pull down
 | 
						|
                                                 Open Drain Field: Disabled
 | 
						|
                                                 Domain write protection: Both cores are allowed
 | 
						|
                                                 Domain write protection lock: Neither of DWP bits is locked */
 | 
						|
  IOMUXC_SetPinConfig(
 | 
						|
      IOMUXC_GPIO_AD_24_LPUART1_TXD,          /* GPIO_AD_24 PAD functional properties : */
 | 
						|
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
						|
                                                 Drive Strength Field: high drive strength
 | 
						|
                                                 Pull / Keep Select Field: Pull Disable, Highz
 | 
						|
                                                 Pull Up / Down Config. Field: Weak pull down
 | 
						|
                                                 Open Drain Field: Disabled
 | 
						|
                                                 Domain write protection: Both cores are allowed
 | 
						|
                                                 Domain write protection lock: Neither of DWP bits is locked */
 | 
						|
  IOMUXC_SetPinConfig(
 | 
						|
      IOMUXC_GPIO_AD_25_LPUART1_RXD,          /* GPIO_AD_25 PAD functional properties : */
 | 
						|
      0x02U);                                 /* Slew Rate Field: Slow Slew Rate
 | 
						|
                                                 Drive Strength Field: high drive strength
 | 
						|
                                                 Pull / Keep Select Field: Pull Disable, Highz
 | 
						|
                                                 Pull Up / Down Config. Field: Weak pull down
 | 
						|
                                                 Open Drain Field: Disabled
 | 
						|
                                                 Domain write protection: Both cores are allowed
 | 
						|
                                                 Domain write protection lock: Neither of DWP bits is locked */
 | 
						|
  IOMUXC_SetPinConfig(
 | 
						|
      IOMUXC_WAKEUP_DIG_GPIO13_IO00,          /* WAKEUP_DIG PAD functional properties : */
 | 
						|
      0x0EU);                                 /* Slew Rate Field: Slow Slew Rate
 | 
						|
                                                 Drive Strength Field: high driver
 | 
						|
                                                 Pull / Keep Select Field: Pull Enable
 | 
						|
                                                 Pull Up / Down Config. Field: Weak pull up
 | 
						|
                                                 Open Drain SNVS Field: Disabled
 | 
						|
                                                 Domain write protection: Both cores are allowed
 | 
						|
                                                 Domain write protection lock: Neither of DWP bits is locked */
 | 
						|
}
 | 
						|
 | 
						|
/***********************************************************************************************************************
 | 
						|
 * EOF
 | 
						|
 **********************************************************************************************************************/
 |