113 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			113 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * The MIT License (MIT)
 | |
|  *
 | |
|  * Copyright (c) 2023, Ha Thach (tinyusb.org)
 | |
|  *
 | |
|  * Permission is hereby granted, free of charge, to any person obtaining a copy
 | |
|  * of this software and associated documentation files (the "Software"), to deal
 | |
|  * in the Software without restriction, including without limitation the rights
 | |
|  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 | |
|  * copies of the Software, and to permit persons to whom the Software is
 | |
|  * furnished to do so, subject to the following conditions:
 | |
|  *
 | |
|  * The above copyright notice and this permission notice shall be included in
 | |
|  * all copies or substantial portions of the Software.
 | |
|  *
 | |
|  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 | |
|  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 | |
|  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 | |
|  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 | |
|  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 | |
|  * THE SOFTWARE.
 | |
|  *
 | |
|  * This file is part of the TinyUSB stack.
 | |
|  */
 | |
| 
 | |
| #ifndef BOARD_H_
 | |
| #define BOARD_H_
 | |
| 
 | |
| #ifdef __cplusplus
 | |
| extern "C"
 | |
| {
 | |
| #endif
 | |
| 
 | |
| // LED GREEN
 | |
| #define LED_PORT GPIOH
 | |
| #define LED_PIN GPIO_PIN_7
 | |
| #define LED_STATE_ON 0
 | |
| 
 | |
| // BUTTON
 | |
| #define BUTTON_PORT GPIOC
 | |
| #define BUTTON_PIN GPIO_PIN_13
 | |
| #define BUTTON_STATE_ACTIVE 1
 | |
| 
 | |
| // UART Enable for STLink VCOM
 | |
| #define UART_DEV USART1
 | |
| #define UART_CLK_EN __HAL_RCC_USART1_CLK_ENABLE
 | |
| #define UART_GPIO_PORT GPIOA
 | |
| #define UART_GPIO_AF GPIO_AF7_USART1
 | |
| #define UART_TX_PIN GPIO_PIN_9
 | |
| #define UART_RX_PIN GPIO_PIN_10
 | |
| 
 | |
| //--------------------------------------------------------------------+
 | |
| // RCC Clock
 | |
| //--------------------------------------------------------------------+
 | |
| 
 | |
| static void SystemClock_Config(void) {
 | |
|   RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 | |
|   RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 | |
|   RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 | |
| 
 | |
|   /* Enable Power Clock */
 | |
|   __HAL_RCC_PWR_CLK_ENABLE();
 | |
| 
 | |
|   /** Configure the main internal regulator output voltage
 | |
|    */
 | |
|   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 | |
| 
 | |
|   /** Initializes the CPU, AHB and APB buses clocks
 | |
|   */
 | |
|   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSI;
 | |
|   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 | |
|   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 | |
|   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 | |
|   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 | |
|   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 | |
|   RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 | |
|   RCC_OscInitStruct.PLL.PLLM = 1;
 | |
|   RCC_OscInitStruct.PLL.PLLN = 10;
 | |
|   RCC_OscInitStruct.PLL.PLLP = 2;
 | |
|   RCC_OscInitStruct.PLL.PLLQ = 2;
 | |
|   RCC_OscInitStruct.PLL.PLLR = 1;
 | |
|   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 | |
|   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 | |
|   HAL_RCC_OscConfig(&RCC_OscInitStruct);
 | |
| 
 | |
|   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 | |
|   PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 | |
| 
 | |
|   HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 | |
| 
 | |
|   /** Initializes the CPU, AHB and APB buses clocks
 | |
|    */
 | |
|   RCC_ClkInitStruct.ClockType =
 | |
|       RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK3;
 | |
|   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 | |
|   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 | |
|   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 | |
|   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 | |
|   RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 | |
| 
 | |
|   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 | |
| }
 | |
| 
 | |
| static void SystemPower_Config(void) {
 | |
| }
 | |
| 
 | |
| #ifdef __cplusplus
 | |
| }
 | |
| #endif
 | |
| 
 | |
| #endif /* BOARD_H_ */
 | 
