andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
ranchuan f52af2470e 增加data数据
2025-03-11 18:36:01 +08:00
verilog
实现mem
2025-03-11 17:54:18 +08:00
.gitignore
实现根据时钟来自增计数器
2024-12-30 16:19:10 +08:00
flash_data.txt
增加data数据
2025-03-11 18:36:01 +08:00
make.py
实现mem
2025-03-11 17:54:18 +08:00
ReadMe.txt
实现mem
2025-03-11 17:54:18 +08:00
testbench.v
增加data数据
2025-03-11 18:36:01 +08:00

ReadMe.txt 


2024.12.30
  实现一个改变时钟电平的基本电路
  每个时钟周期计数器加1
2025.3.11
  实现内存模块
Description
verilog学习
Readme 32 KiB
Languages
Verilog 77.9%
Python 22.1%