andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

实现根据时钟来自增计数器

Browse Source
This commit is contained in:
ranchuan
2024-12-30 16:19:10 +08:00
commit dcb6b4b7ec
5 changed files with 112 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
ReadMe.txt Normal file
View File

@@ -0,0 +1,5 @@
2024.12.30
实现一个改变时钟电平的基本电路
每个时钟周期计数器加1