andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
main
Commit Graph

4 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
ranchuan
f52af2470e 增加data数据 2025-03-11 18:36:01 +08:00
ranchuan
6efb3b0473 实现mem 2025-03-11 17:54:18 +08:00
ranchuan
067f637ab8 读取外部文件 2024-12-30 19:32:43 +08:00
ranchuan
dcb6b4b7ec 实现根据时钟来自增计数器 2024-12-30 16:19:10 +08:00