andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
067f637ab8de62a9835d9fd0de3fada745e60fcd
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
ranchuan 067f637ab8 读取外部文件
2024-12-30 19:32:43 +08:00
.gitignore
实现根据时钟来自增计数器
2024-12-30 16:19:10 +08:00
flash_data.txt
读取外部文件
2024-12-30 19:32:43 +08:00
main_module.v
读取外部文件
2024-12-30 19:32:43 +08:00
make.py
实现根据时钟来自增计数器
2024-12-30 16:19:10 +08:00
ReadMe.txt
实现根据时钟来自增计数器
2024-12-30 16:19:10 +08:00
testbench.v
读取外部文件
2024-12-30 19:32:43 +08:00

ReadMe.txt 


2024.12.30
  实现一个改变时钟电平的基本电路
  每个时钟周期计数器加1
Description
verilog学习
Readme 32 KiB
Languages
Verilog 77.9%
Python 22.1%