andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
067f637ab8de62a9835d9fd0de3fada745e60fcd
verilog/ReadMe.txt
ranchuan dcb6b4b7ec 实现根据时钟来自增计数器
2024-12-30 16:19:10 +08:00

5 lines
94 B
Plaintext
Raw Blame History

2024.12.30
实现一个改变时钟电平的基本电路
每个时钟周期计数器加1
Reference in New Issue View Git Blame Copy Permalink