andy/verilog
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1 Commit 1 Branch 0 Tags
dcb6b4b7ec2f13d54df34d8f45d33a7d3f4a2c56
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

ReadMe.txt 


2024.12.30
  实现一个改变时钟电平的基本电路
  每个时钟周期计数器加1
Description
verilog学习
Readme 32 KiB
Languages
Verilog 77.9%
Python 22.1%